GS88236BGB-300 datasheet, PDF - EEWORLD Datasheet

GS88236BGB-300: DescriptionCache SRAM, 256KX36, 5ns, CMOS, PBGA119, ROHS COMPLIANT, FPBGA-119; Categorystorage storage; File Size1MB，38 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/; Environmental Compliance

Download Datasheet Parametric View All

GS88236BGB-300 Overview

Cache SRAM, 256KX36, 5ns, CMOS, PBGA119, ROHS COMPLIANT, FPBGA-119

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	GSI Technology
Parts packaging code	BGA
package instruction	BGA,
Contacts	119
Reach Compliance Code	unknown
ECCN code	3A991.B.2.B
Maximum access time	5 ns
Other features	FLOW-THROUGH OR PIPELINED ARCHITECTURE; ALSO OPERATES AT 3.3V SUPPLY
JESD-30 code	R-PBGA-B119
JESD-609 code	e1
length	22 mm
memory density	9437184 bit
Memory IC Type	CACHE SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	119
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	256KX36
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1.99 mm
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	TIN SILVER COPPER
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	14 mm

FPGA_100 Days Journey_IIC Design: FPGA_100 Days Journey_IIC Design.pdf...; zxopenljx EE_FPGA Learning Park

Share the growth path of a real DSP master: He has been engaged in DSP development for several years. Seeing that many friends are very interested in DSP development, he writes about his experience in DSP development in recent years. This is ju...; fish001 DSP and ARM Processors

Operational amplifier parameter analysis and LTspice application simulation" Reading Notes 2 Kirchhoff's superposition law Dai...: [i=s]This post was last edited by damiaa on 2021-5-14 16:47[/i]basic concept Kirchhoff's Laws (1) 1. Branch: (1) Each component is a branch. (2) Components connected in series are considered a branch....; damiaa Analog electronics

What work needs to be done on DSP for image algorithm transplantation: What do you need to do to port an already written algorithm to your DSP development board and make it run well? I will talk about it in two parts. The first part is transplantation, and the second par...; fish001 DSP and ARM Processors

Review of the good content I saw in EEWorld in 2021. Post a comment and win 88 points: Looking back at 2021, what interesting and useful content did you find in EEWorld? Share them by replying to the post. They can be download center (download.eeworld.com.cn) materials, forum (bbs.eewor...; EEWORLD社区 Download Centre

Triangle wave generating circuit: Why does the triangle wave circuit use a common-mode hysteresis comparator?...; msddw Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components