EEWORLDEEWORLDEEWORLD

Part Number

Search

AD8361ARTZ-REEL

Description
SPECIALTY ANALOG CIRCUIT, PDSO6, MO-178-AB, SOT-23, 6 PIN
CategoryAnalog mixed-signal IC    The signal circuit   
File Size570KB,24 Pages
ManufacturerADI
Websitehttps://www.analog.com
Environmental Compliance  
Download Datasheet Parametric Compare View All

AD8361ARTZ-REEL Overview

SPECIALTY ANALOG CIRCUIT, PDSO6, MO-178-AB, SOT-23, 6 PIN

AD8361ARTZ-REEL Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerADI
Parts packaging codeSOIC
package instructionLSSOP,
Contacts6
Reach Compliance Codecompliant
ECCN code5A991.B
Analog Integrated Circuits - Other TypesANALOG CIRCUIT
JESD-30 codeR-PDSO-G6
JESD-609 codee3
length2.9 mm
Number of functions1
Number of terminals6
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeLSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, LOW PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.45 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)2.7 V
Nominal supply voltage (Vsup)3 V
surface mountYES
technologyBIPOLAR
Temperature levelINDUSTRIAL
Terminal surfaceMATTE TIN
Terminal formGULL WING
Terminal pitch0.95 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width1.6 mm
LF to 2.5 GHz
TruPwr™ Detector
AD8361
FEATURES
Calibrated rms response
Excellent temperature stability
Up to 30 dB input range at 2.5 GHz
700 mV rms, 10 dBm, re 50 Ω maximum input
±0.25 dB linear response up to 2.5 GHz
Single-supply operation: 2.7 V to 5.5 V
Low power: 3.3 mW at 3 V supply
Rapid power-down to less than 1 µA
FUNCTIONAL BLOCK DIAGRAMS
VPOS
RFIN
χ
2
TRANS-
CONDUCTANCE
CELLS
i
INTERNAL FILTER
FLTR
AD8361
χ
2
i
ERROR
AMP
×
7.5
BUFFER
ADD
OFFSET
VRMS
PWDN
BAND-GAP
REFERENCE
SREF
COMM
IREF
01088-C-002
01088-C-003
APPLICATIONS
Measurement of CDMA, W-CDMA, QAM, other complex
modulation waveforms
RF transmitter or receiver power measurement
Figure 2. 8-Lead MSOP
VPOS
RFIN
GENERAL DESCRIPTION
The AD8361 is a mean-responding power detector for use in
high frequency receiver and transmitter signal chains, up to
2.5 GHz. It is very easy to apply. It requires a single supply only
between 2.7 V and 5.5 V, a power supply decoupling capacitor,
and an input coupling capacitor in most applications. The
output is a linear-responding dc voltage with a conversion gain
of 7.5 V/V rms. An external filter capacitor can be added to
increase the averaging time constant.
3.0
2.8
2.6
2.4
2.2
2.0
INTERNAL
REFERENCE MODE
SUPPLY
REFERENCE MODE
χ
2
TRANS-
CONDUCTANCE
CELLS
i
INTERNAL FILTER
FLTR
AD8361
χ
2
i
ERROR
AMP
×
7.5
BUFFER
VRMS
PWDN
BAND-GAP
REFERENCE
COMM
IREF
Figure 3. 6-Lead SOT-23
V rms (Volts)
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.0
01088-C-001
The AD8361 is intended for true power measurement of simple
and complex waveforms. The device is particularly useful for
measuring high crest-factor (high peak-to-rms ratio) signals,
such as CDMA and W-CDMA.
GROUND
REFERENCE MODE
The AD8361 has three operating modes to accommodate a
variety of analog-to-digital converter requirements:
1.
2.
3.
Ground reference mode, in which the origin is zero.
Internal reference mode, which offsets the output 350 mV
above ground.
Supply reference mode, which offsets the output to V
S
/7.5.
0.2
0
0.1
0.2
0.3
RFIN (V rms)
0.4
0.5
Figure 1. Output in the Three Reference Modes, Supply 3 V, Frequency 1.9 GHz
(6-Lead SOT-23 Package Ground Reference Mode Only)
The AD8361 is specified for operation from −40°C to +85°C
and is available in 8-lead MSOP and 6-lead SOT-23 packages. It
is fabricated on a proprietary high f
T
silicon bipolar process.
Rev. C
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.326.8703
© 2004 Analog Devices, Inc. All rights reserved.

AD8361ARTZ-REEL Related Products

AD8361ARTZ-REEL AD8361ARTZ-REEL7
Description SPECIALTY ANALOG CIRCUIT, PDSO6, MO-178-AB, SOT-23, 6 PIN SPECIALTY ANALOG CIRCUIT, PDSO6, MO-178-AB, SOT-23, 6 PIN
Is it lead-free? Lead free Contains lead
Is it Rohs certified? conform to incompatible
Maker ADI ADI
Parts packaging code SOIC SOIC
package instruction LSSOP, MO-178-AB, SOT-23, 6 PIN
Contacts 6 6
Reach Compliance Code compliant not_compliant
ECCN code 5A991.B 5A991.B
Analog Integrated Circuits - Other Types ANALOG CIRCUIT ANALOG CIRCUIT
JESD-30 code R-PDSO-G6 R-PDSO-G6
JESD-609 code e3 e0
length 2.9 mm 2.9 mm
Number of functions 1 1
Number of terminals 6 6
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code LSSOP LSSOP
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, LOW PROFILE, SHRINK PITCH SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius) 260 220
Certification status Not Qualified Not Qualified
Maximum seat height 1.45 mm 1.45 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V
Minimum supply voltage (Vsup) 2.7 V 2.7 V
Nominal supply voltage (Vsup) 3 V 3 V
surface mount YES YES
technology BIPOLAR BIPOLAR
Temperature level INDUSTRIAL INDUSTRIAL
Terminal surface MATTE TIN Tin/Lead (Sn/Pb)
Terminal form GULL WING GULL WING
Terminal pitch 0.95 mm 0.95 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature 40 30
width 1.6 mm 1.6 mm
Spectrum Analysis Series: 1dB Gain Compression Point Overview and Testing
Semiconductor devices are very dazzling stars in the modern electronic industry. They have made great progress in recent decades. With many advantages, they have been widely used in functional circuit...
ohahaha RF/Wirelessly
FPGA Tutorial Series
The FPGA tutorial series includes: 1) FPGA Design to Simplification 2) Modelsim FAQ Series 3) Playing with Zynq Series 4) Purgatory Legend Series Here, I would like to express my sincere gratitude to ...
高进 FPGA/CPLD
[RVB2601 Creative Application Development] 2 Familiar with basic peripherals GPIO
[i=s]This post was last edited by lux168 on 2022-4-18 17:01[/i]I have been familiar with CH2601 and CDK system, but sometimes I don't study it continuously because of work, so I do it sporadically. I ...
lux168 XuanTie RISC-V Activity Zone
[2022 Digi-Key Innovation Design Competition] Deploy blockchain smart contracts
[2022 Digi-Key Innovation Design Competition] Deploy blockchain smart contracts The FISCO BCOS platform currently supports two types of contracts: Solidity and Precompiled. * Solidity contracts are th...
29447945 DigiKey Technology Zone
Is there any brother who is familiar with the xinlix system and software after reverse recompiling?
Is there any brother who is familiar with the xinlix system and software after reverse recompiling? My current project needs it. If you are interested, please contact me!...
zbhdpx FPGA/CPLD
[AT32F421 Review] + Digital tube module and automatic counting display
[i=s]This post was last edited by jinglixixi on 2021-4-17 11:59[/i]Digital tubes are often used to display data in industrial sites. The main reason is that they have high display brightness, low cost...
jinglixixi Domestic Chip Exchange

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号