EEWORLDEEWORLDEEWORLD

Part Number

Search

A1225A-1PLG160B

Description
FPGA, 1232 CLBS, 8000 GATES, 75 MHz, CPGA176
Categorysemiconductor    Programmable logic devices   
File Size2MB,54 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

A1225A-1PLG160B Overview

FPGA, 1232 CLBS, 8000 GATES, 75 MHz, CPGA176

A1225A-1PLG160B Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals176
Maximum operating temperature125 Cel
Minimum operating temperature-55 Cel
Maximum supply/operating voltage5.5 V
Minimum supply/operating voltage4.5 V
Rated supply voltage5 V
Processing package descriptionCeramic, PGA-176
stateEOL/LIFEBUY
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeGRID array
Terminal formPIN/PEG
Terminal spacing2.54 mm
terminal coatingtin lead
Terminal locationPERPENDICULAR
Packaging MaterialsCeramic, Metal-SEALED COFIRED
Temperature levelMILITARY
organize1232 CLBS, 8000 Doors
Maximum FCLK clock frequency75 MHz
Number of configurable logic modules1232
Programmable logic typeFIELD PROGRAMMABLE GATE array
Number of equivalent gate circuits8000
The maximum delay of a CLB module4.3 ns
Revision 8
ACT 2 Family FPGAs
Features
• Up to 8,000 Gate Array Gates
(20,000 PLD equivalent gates)
• Replaces up to 200 TTL Packages
• Replaces up to eighty 20-Pin PAL
®
Packages
• Design Library with over 500 Macro Functions
• Single-Module Sequence Functions
• Wide-Input Combinatorial Functions
• Up to 1,232 Programmable Logic Modules
• Up to 998 Flip-Flops
Table 1 • ACT 2 Product Family Profile
Device
Capacity
Gate Array Equivalent Gates
PLD Equivalent Gates
TTL Equivalent Package
20-Pin PAL Equivalent Packages
Logic Modules
S-Module
C-Module
Flip-Flops (maximum)
Routing Resources
Horizontal Tracks/Channel
Vertical Tracks/Channel
PLICE Antifuse Elements
User I/Os (maximum)
Performance
1
16-Bit Prescaled Counters
16-Bit Loadable Counters
16-Bit Accumulators
Packages
2
CPGA
PLCC
PQFP
VQFP
TQFP
CQFP
PG100
PL84
PQ100
VQ100
PG132
PL84
PQ144
TQ176
PG176
PL84
PQ160
TQ176
CQ172
105 MHz
70 MHz
39 MHz
100 MHz
69 MHz
38 MHz
85 MHz
67 MHz
36 MHz
36
15
250,000
83
36
15
400,000
104
36
15
750,000
140
2,500
6,250
63
25
451
231
220
382
4,000
10,000
100
40
684
348
336
568
8,000
20,000
200
80
1,232
624
608
998
A1225A
A1240A
A1280A
• Datapath Performance at 105 MHz
• 16-Bit Accumulator Performance to 39 MHz
• Two In-Circuit Diagnostic Probe Pins Support Speed
Analysis to 50 MHz
• Two High-Speed, Low-Skew Clock Networks
• I/O Drive to 10 mA
• Nonvolatile, User Programmable
• Logic Fully Tested Prior to Shipment
• 1.0 micron CMOS Technology
Notes:
1. Performance is based on –2 speed devices at commercial worst-case operating conditions using PREP Benchmarks, Suite #1,
Version 1.2, dated 3-28-93. Any analysis is not endorsed by PREP.
2. See the
"Product Plan" on page III
for package availability.
January 2012
© 2012 Microsemi Corporation
I
After the web page is controlled, the repl connection will be disconnected.
import network,usocket from machine import Pin,PWM,SoftI2C import time from ssd1306 import SSD1306_I2Ci2c = SoftI2C(sda=Pin(4), scl=Pin(5)) oled = SSD1306_I2C(128, 64, i2c, addr=0x3c) led = Pin(2, Pin...
fideliu MicroPython Open Source section
Based on fpga controllable divider.doc
Based on fpga controllable divider.doc...
zxopenljx EE_FPGA Learning Park
2G---5G and future antenna technology
Source: Filter Author: Junmao Over the past two decades, we have witnessed the transformation of mobile communications from 1G to 4G LTE. During this period, key communication technologies have change...
btty038 RF/Wirelessly
Pingtou Ge RVB2601 Review: Web Player
RVB2601 connects to ES8156 DAC chip through I2S and I2C bus, converts digital signal into analog signal and transmits it to PA to realize audio output . I2C is used to configure some parameters, and I...
xiyue521 Domestic Chip Exchange
The 2019 Intel FPGA Technology Conference in Beijing invites you to attend!
From Beijing to Seoul,From Bangalore to Hyderabad, Tokyo, Singapore, Taipei...A technological feast for the future data revolution.It is about to begin amid the attention of the global information ind...
eric_wang FPGA/CPLD
About posting and replying prestige
Are the rules for posting and replying on mobile and PC different? Following the same rules, it seems that there is no prestige value on the mobile, only point value?...
UUC Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号