IDT71V2546XS100BGI datasheet, PDF

Datasheet> All Categories > storage> storage> IDT71V2546XS100BGI

IDT71V2546XS100BGI: DescriptionZBT SRAM, 128KX36, 5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028AA, BGA-119; Categorystorage storage; File Size497KB，28 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT71V2546XS100BGI Overview

ZBT SRAM, 128KX36, 5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028AA, BGA-119

IDT71V2546XS100BGI Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	BGA
package instruction	BGA,
Contacts	119
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	5 ns
Other features	PIPELINED ARCHITECTURE
JESD-30 code	R-PBGA-B119
JESD-609 code	e0
length	22 mm
memory density	4718592 bit
Memory IC Type	ZBT SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	119
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	128KX36
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	225
Certification status	Not Qualified
Maximum seat height	2.36 mm
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	20
width	14 mm

Preview

Download Datasheet

View All

IDT71V2546S/XS

128K x 36, 256K x 18

3.3V Synchronous ZBT™ SRAMs

IDT71V2548S/XS

IDT71V2546SA/XSA

2.5V I/O, Burst Counter

IDT71V2548SA/XSA

Pipelined Outputs

◆

Features

The IDT71V2546/48 are 3.3V high-speed 4,718,592-bit (4.5 Mega-

bit) synchronous SRAMS. They are designed to eliminate dead bus cycles

when turning the bus around between reads and writes, or writes and

reads. Thus, they have been given the name ZBT

, or Zero Bus

Turnaround.

Description

128K x 36, 256K x 18 memory configurations

Supports high performance system speed - 150 MHz

(3.8 ns Clock-to-Data Access)

ZBT

Feature - No dead cycles between write and read

cycles

Internally synchronized output buffer enable eliminates the

need to control

Single R/W (READ/WRITE) control pin

Positive clock-edge triggered address, data, and control

signal registers for fully pipelined applications

4-word burst capability (interleaved or linear)

Individual byte write (BW

) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 2.5V I/O Supply (V

DDQ)

Optional Boundary Scan JTAG Interface (IEEE1149.1

complaint)

Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine

pitch ball grid array

Pin Description Summary

-A

, CE

R/W

CEN

CLK

ADV/LD

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enables

Output Enable

Read/Write Signal

Clock Enable

Individual Byte Write Selects

Clock

Advance burst address / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Address and control signals are applied to the SRAM during one clock

cycle, and two cycles later the associated data cycle occurs, be it read

or write.

The IDT71V2546/48 contain data I/O, address and control signal

registers. Output enable is the only asynchronous signal and can be used

to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V2546/48 to

be suspended as long as necessary. All synchronous inputs are ignored

when (CEN) is high and the internal device registers will hold their previous

values.

There are three chip enable pins (CE

, CE

) that allow the user

to deselect the device when desired. If any one of these three are not

asserted when ADV/LD is low, no new memory operation can be initiated.

However, any pending data transfers (reads or writes) will be completed.

The data bus will tri-state two cycles after chip is deselected or a write is

initiated.

The IDT71V2546/48 has an on-chip burst counter. In the burst mode,

the IDT71V2546/48 can provide four cycles of data for a single address

presented to the SRAM. The order of the burst sequence is defined by the

LBO

input pin. The

LBO

pin selects between linear and interleaved burst

sequence. The ADV/LD signal is used to load a new external address

(ADV/LD = LOW) or increment the internal burst counter (ADV/LD =

HIGH).

The IDT71V2546/48 SRAMs utilize IDT's latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and 165 fine pitch ball grid array (fBGA).

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Static

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

Static

FEBRUARY 2007

DSC-5294/05

5294 tbl 01

Recommended Resources

Thyristor controlled energy consumption braking circuit

Constant current drive circuit

INA118 instrument amplifier circuit

Haile DZC-1000W induction cooker circuit diagram

Negative voltage slope fast charger

Computer motherboard circuit diagram 440LX_28

How much do you know about gallium nitride? Come and learn about it.: Gallium Nitride is amazing , but do you know what it is? No time? Then start here! This quick list will take you off to learn about it.Gallium Nitride (GaN) is a high-performance compound semiconducto...; alan000345 RF/Wirelessly

TMS320F28377 triggers ADC continuous sampling via timer: As the latest product of TI's C2000 series, the 28377S(D) has an ADC module as its core signal acquisition function. The ADC of the 28377 is a successive approximation register (SAR) ADC with a select...; Aguilera Microcontroller MCU

【Recruitment】Full-time and part-time RF engineers: A chip technology company in Beijing is recruiting1. Responsible for the design of RF, microwave, and millimeter wave integrated circuit chips; 2. Responsible for the testing and application developme...; 芯2020 Recruitment

What is the difference between the voltage follower circuit of the transistor and the operational amplifier?: What is the difference between the voltage follower circuit of a transistor and an op amp? The circuit of a transistor is current driven. Is there a requirement for the input power of the transistor?...; bigbat Analog electronics

How can I detect whether there is 220V input with the lowest power consumption?: How can I detect whether there is 220V input with the lowest power consumption? Assuming that an optocoupler is used to detect 5V1MA, it is only 0.005W. However, if an optocoupler is used to detect 22...; sky999 PCB Design

TI K2 Heterogeneous SoC (66AK&663x) Software Development Difficulties and Software Solutions: [list] [*][align=left][color=rgb(85, 85, 85)][font="][size=4]TI K2 series heterogeneous SoC has a variety of chips for customers to choose from according to performance and application areas:[/size][/...; Jacktang DSP and ARM Processors

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components