EEWORLDEEWORLDEEWORLD

Part Number

Search

A2F060M3C-CS208Y

Description
FPGA, 1536 CLBS, 60000 GATES, PBGA256
Categorysemiconductor    Programmable logic devices   
File Size12MB,197 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

A2F060M3C-CS208Y Overview

FPGA, 1536 CLBS, 60000 GATES, PBGA256

A2F060M3C-CS208Y Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals256
Maximum supply/operating voltage1.58 V
Minimum supply/operating voltage1.42 V
Rated supply voltage1.5 V
Processing package description1 MM PITCH, GREEN, FBGA-256
stateACTIVE
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeGRID ARRAY, LOW PROFILE
surface mountYes
Terminal formBALL
Terminal spacing1 mm
Terminal locationBOTTOM
Packaging MaterialsPLASTIC/EPOXY
organize1536 CLBS, 60000 GATES
Number of configurable logic modules1536
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Number of equivalent gate circuits60000
Revision 13
SmartFusion Customizable System-on-Chip (cSoC)
Microcontroller Subsystem (MSS)
Hard 100 MHz 32-bit ARM
®
Cortex
®
-M3 Processor
– 1.25 DMIPS/MHz Throughput from Zero Wait State
Memory
– Memory Protection Unit (MPU)
– Single Cycle Multiplication, Hardware Divide
– JTAG Debug (4 wires), Serial Wire Debug (SWD, 2
wires), and Single Wire Viewer (SWV) Interfaces
Internal Memory
– Embedded Nonvolatile Flash Memory (eNVM), 128
Kbytes to 512 Kbytes
– Embedded High-Speed SRAM (eSRAM), 16 Kbytes
to 64 Kbytes, Implemented in 2 Physical Blocks to
Enable Simultaneous Access from 2 Different
Masters
Multi-Layer AHB Communications Matrix
– Provides up to 16 Gbps of On-Chip Memory
Bandwidth,
1
Allowing Multi-Master Schemes
10/100 Ethernet MAC with RMII Interface
2
Programmable External Memory Controller, Which
Supports:
– Asynchronous Memories
– NOR Flash, SRAM, PSRAM
– Synchronous SRAMs
Two I
2
C Peripherals
Two 16550 Compatible UARTs
Two SPI Peripherals
Two 32-bit Timers
32-bit Watchdog Timer
8-channel DMA Controller to Offload the Cortex-M3 from
Data Transactions
Clock Sources
– 32 KHz to 20 MHz Main Oscillator
– Battery-Backed 32 KHz Low Power Oscillator with
Real-Time Counter (RTC)
– 100 MHz Embedded RC Oscillator; 1% Accurate
– Embedded Analog PLL with 4 Output Phases (0, 90,
180, 270)
Based on proven ProASIC
®
3 FPGA Fabric
Low Power, Firm-Error Immune 130-nm, 7-Layer Metal,
Flash-Based CMOS Process
Nonvolatile, Instant On, Retains Program When
Powered Off
350 MHz System Performance
Embedded SRAMs and FIFOs
– Variable Aspect Ratio 4,608-Bit SRAM Blocks
– x1, x2, x4, x9, and x18 Organizations
– True Dual-Port SRAM (excluding x18)
– Programmable Embedded FIFO Control Logic
Secure ISP with 128-bit AES via JTAG
FlashLock
®
to Secure FPGA Contents
Five Clock Conditioning Circuits (CCCs) with up to 2
Integrated Analog PLLs
– Phase Shift, Multiply/Divide, and Delay Capabilities
– Frequency: Input 1.5–350 MHz, Output 0.75 to
350 MHz
Programmable Analog
Analog Front-End (AFE)
Up to Three 12-Bit SAR ADCs
– 500 Ksps in 12-Bit Mode
– 550 Ksps in 10-Bit Mode
– 600 Ksps in 8-Bit Mode
Internal 2.56 V Reference or Optional External
Reference
One First-Order

DAC (sigma-delta) per ADC
– 8-Bit, 16-Bit, or 24-Bit 500 Ksps Update Rate
Up to 5 High-Performance Analog Signal Conditioning
Blocks (SCB) per Device, Each Including:
– Two High-Voltage Bipolar Voltage Monitors (with 4
input ranges from ±2.5 V to –11.5/+14 V) with 1%
Accuracy
– High Gain Current Monitor, Differential Gain = 50, up
to 14 V Common Mode
– Temperature Monitor (Resolution = ¼°C in 12-Bit
Mode; Accurate from –55°C to 150°C)
Up to Ten High-Speed Voltage Comparators
(t
pd
= 15 ns)
Analog Compute Engine (ACE)
High-Performance FPGA
Offloads Cortex-M3–Based MSS from Analog
Initialization and Processing of ADC, DAC, and SCBs
Sample Sequence Engine for ADC and DAC Parameter
Set-Up
Post-Processing Engine for Functions such as Low-
Pass Filtering and Linear Transformation
Easily Configured via GUI in Libero
®
System-on-Chip
(SoC) Software
FPGA I/Os
– LVDS, PCI, PCI-X, up to 24 mA IOH/IOL
– Up to 350 MHz
MSS I/Os
– Schmitt Trigger, up to 6 mA IOH, 8 mA IOL
– Up to 180 MHz
Single 3.3 V Power Supply with On-Chip 1.5 V Regulator
External 1.5 V Is Allowed by Bypassing Regulator
(digital VCC = 1.5 V for FPGA and MSS, analog VCC =
3.3 V and 1.5 V)
I/Os and Operating Voltage
1 Theoretical maximum
2 A2F200 and larger devices
March 2015
© 2015 Microsemi Corporation
I
Looking to buy a ZYNQ development board
I am looking for a ZYNQ development board for study. The price is negotiable....
always@() Buy&Sell
LPC7168 QEIPOS cannot get value
LPC_SC-PCONP |= 0x00040000;LPC_SC-PCLKSEL1 |= 0x00000001;LPC_PINCON-PINSEL3 |= 0x000100 + 0x004000;LPC_QEI-QEICON = 0;LPC_QEI-QEICONF = 0;// QEIMAXPSOS = 0xFFFFFFFF;LPC_QEI-QEIMAXPOS = 0xFFFFFFFF; // ...
yunhai14 NXP MCU
When BLE meets MEMS-LSM6DSL driver ported to NRF52832
NRF52832 comes with many peripheral drivers; in the nRF5_SDK_XX\components\drivers_ext folder, unfortunately there is no driver for the ST chip. Next, we will introduce how to port ST's MEMS driver to...
lb8820265 ST Sensors & Low Power Wireless Technology Forum
Can you please tell me why CS+ does not display the Simulator GUI interface?
All other settings have been set, but the Simulator GUI interface does not appear automatically after the program is built and downloaded. The RL78/G14 and Debug Tool have also selected the RL78 Simul...
Tottiyu Renesas Electronics MCUs
Google has suspended some of its business dealings with Huawei. Is it too late to develop an operating system now?
[align=left][/align][align=left][font=微软雅黑][size=3] [/size][/font][/align][align=left][font=微软雅黑][size=3]According to Reuters, citing sources, Google has suspended some of its business dealings with H...
eric_wang Talking
[SAMR21 New Gameplay] Summary
[i=s]This post was last edited by dcexpert on 2019-10-18 11:36[/i]Different from the traditional development method, it does not require IDE and compiler. It uses Python and graphical programming to d...
dcexpert MicroPython Open Source section

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号