HYB18T1G800AC-3 datasheet, PDF

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > storage> storage> HYB18T1G800AC-3

HYB18T1G800AC-3: DescriptionDDR DRAM, 128MX8, 0.45ns, CMOS, PBGA68, 10 X 20 MM, MO-207DM-Z, FBGA-68; Categorystorage storage; File Size1MB，95 Pages; ManufacturerInfineon; Websitehttp://www.infineon.com/

Download Datasheet Parametric Compare View All

HYB18T1G800AC-3 Overview

DDR DRAM, 128MX8, 0.45ns, CMOS, PBGA68, 10 X 20 MM, MO-207DM-Z, FBGA-68

HYB18T1G800AC-3 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Infineon
Parts packaging code	DSBGA
package instruction	FBGA,
Contacts	68
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	MULTI BANK PAGE BURST
Maximum access time	0.45 ns
Other features	AUTO/SELF REFRESH
JESD-30 code	R-PBGA-B68
length	20 mm
memory density	1073741824 bit
Memory IC Type	DDR DRAM
memory width	8
Number of functions	1
Number of ports	1
Number of terminals	68
word count	134217728 words
character code	128000000
Operating mode	SYNCHRONOUS
organize	128MX8
Package body material	PLASTIC/EPOXY
encapsulated code	FBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
self refresh	YES
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	10 mm

HYB18T1G800AC-3 Related Products

	HYB18T1G800AC-3	HYB18T1G400AC-3S	HYB18T1G400AC-3	HYB18T1G160AC-3	HYB18T1G160AC-3S	HYB18T1G800AC-3S
Description	DDR DRAM, 128MX8, 0.45ns, CMOS, PBGA68, 10 X 20 MM, MO-207DM-Z, FBGA-68	DDR DRAM, 256MX4, 0.45ns, CMOS, PBGA68, 10 X 20 MM, MO-207DM-Z, FBGA-68	DDR DRAM, 256MX4, 0.45ns, CMOS, PBGA68, 10 X 20 MM, MO-207DM-Z, FBGA-68	DDR DRAM, 64MX16, 0.45ns, CMOS, PBGA92, 10 X 20 MM, MO-207DL-Z, FBGA-92	DDR DRAM, 64MX16, 0.45ns, CMOS, PBGA92, 10 X 20 MM, MO-207DL-Z, FBGA-92	DDR DRAM, 128MX8, 0.45ns, CMOS, PBGA68, 10 X 20 MM, MO-207DM-Z, FBGA-68
Maker	Infineon	Infineon	Infineon	Infineon	Infineon	Infineon
Parts packaging code	DSBGA	DSBGA	DSBGA	DSBGA	DSBGA	DSBGA
package instruction	FBGA,	FBGA,	FBGA,	FBGA,	FBGA,	FBGA,
Contacts	68	68	68	92	92	68
Reach Compliance Code	compliant	unknown	compliant	compliant	unknown	unknown
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
access mode	MULTI BANK PAGE BURST	MULTI BANK PAGE BURST	MULTI BANK PAGE BURST	MULTI BANK PAGE BURST	MULTI BANK PAGE BURST	MULTI BANK PAGE BURST
Maximum access time	0.45 ns	0.45 ns	0.45 ns	0.45 ns	0.45 ns	0.45 ns
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH
JESD-30 code	R-PBGA-B68	R-PBGA-B68	R-PBGA-B68	R-PBGA-B92	R-PBGA-B92	R-PBGA-B68
length	20 mm	20 mm	20 mm	20 mm	20 mm	20 mm
memory density	1073741824 bit	1073741824 bit	1073741824 bit	1073741824 bit	1073741824 bit	1073741824 bit
Memory IC Type	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM
memory width	8	4	4	16	16	8
Number of functions	1	1	1	1	1	1
Number of ports	1	1	1	1	1	1
Number of terminals	68	68	68	92	92	68
word count	134217728 words	268435456 words	268435456 words	67108864 words	67108864 words	134217728 words
character code	128000000	256000000	256000000	64000000	64000000	128000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
organize	128MX8	256MX4	256MX4	64MX16	64MX16	128MX8
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	FBGA	FBGA	FBGA	FBGA	FBGA	FBGA
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY, FINE PITCH	GRID ARRAY, FINE PITCH	GRID ARRAY, FINE PITCH	GRID ARRAY, FINE PITCH	GRID ARRAY, FINE PITCH	GRID ARRAY, FINE PITCH
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
self refresh	YES	YES	YES	YES	YES	YES
Maximum supply voltage (Vsup)	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V
Minimum supply voltage (Vsup)	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V
Nominal supply voltage (Vsup)	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V
surface mount	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Terminal form	BALL	BALL	BALL	BALL	BALL	BALL
Terminal pitch	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM
width	10 mm	10 mm	10 mm	10 mm	10 mm	10 mm

Recommended Resources

Adjustable precision stepper motor control circuit

Circuit diagram of positive power supply generating negative power supply

555 automatic electronic delay switch circuit

Computer motherboard circuit diagram 830_30

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components