FIDO1100PQF208IR1 datasheet, PDF

Datasheet> All Categories > semiconductor> The embedded processor and controller> FIDO1100PQF208IR1

FIDO1100PQF208IR1: DescriptionIC COMM CTRLR FIDO1100 .8 208BGA; Categorysemiconductor The embedded processor and controller; File Size2MB，74 Pages; ManufacturerInnovasic（ADI）; Websitehttp://www.innovasic.com/

Download Datasheet Compare View All

FIDO1100PQF208IR1 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	FIDO1100PQF208IR1	-	-	View	Buy Now

FIDO1100PQF208IR1 Overview

IC COMM CTRLR FIDO1100 .8 208BGA

Preview

Download Datasheet

View All

Flexible Input Deterministic Output (fido

)

32-Bit Real-Time Communications Controller

Data Sheet

April 10, 2013

fido1100

Data Sheet

32-Bit Real-Time Communications Controller

IA211080807-10

UNCONTROLLED WHEN PRINTED OR COPIED

Page 1 of 74

http://www.innovasic.com

Customer Support:

1-888-824-4184

Flexible Input Deterministic Output (fido

)

32-Bit Real-Time Communications Controller

Data Sheet

April 10, 2013

TABLE OF CONTENTS

List of Figures ..................................................................................................................................5

List of Tables ...................................................................................................................................6

Overview.................................................................................................................................7

Features ...................................................................................................................................9

2.1 Core CPU ....................................................................................................................10

2.2 JTAG ...........................................................................................................................10

2.3 Internal Memory and Memory Management ..............................................................11

2.4 External Bus Interface .................................................................................................12

2.5 PMU/UIC/CPU DMA .................................................................................................12

2.6 Internal Peripherals .....................................................................................................13

2.6.1 Timer Counter Units (TCU) ...........................................................................13

2.6.2 Analog-to-Digital Converter (ADC)...............................................................14

2.6.3 Timers .............................................................................................................14

2.7 Power Control .............................................................................................................14

Libraries and Support Tools .................................................................................................15

Packaging, Pin Descriptions, and Physical Dimensions .......................................................16

4.1 PQFP Package .............................................................................................................17

4.1.1 PQFP Pinout ...................................................................................................17

4.1.2 PQFP Physical Dimensions ............................................................................24

4.2 BGA 15- by 15-mm Package ......................................................................................25

4.2.1 BGA 15- by 15-mm Pinout.............................................................................25

4.2.2 BGA 15- by 15-mm Physical Package Dimensions .......................................33

4.2.3 BGA 15- by 15-mm Signal Routing ...............................................................34

4.3 Power and Ground Signals ..........................................................................................36

Electrical Characteristics ......................................................................................................38

Thermal Characteristics ........................................................................................................41

Reset .....................................................................................................................................42

7.1 Overview .....................................................................................................................42

7.2 Signal Considerations and Reset Timing ....................................................................42

7.3 Clock Signals...............................................................................................................44

7.4 Typical Clock Source Implementations ......................................................................44

7.4.1 Normal or Driven Clock Source .....................................................................44

7.4.2 Using an External Crystal ...............................................................................44

7.5 Off-Chip Component Value ........................................................................................46

Signals...................................................................................................................................47

8.1 External Bus Operation ...............................................................................................47

8.1.1 Overview.........................................................................................................47

IA211080807-10

UNCONTROLLED WHEN PRINTED OR COPIED

Page 3 of 74

http://www.innovasic.com

Customer Support:

1-888-824-4184

Flexible Input Deterministic Output (fido

)

32-Bit Real-Time Communications Controller

Data Sheet

April 10, 2013

10.

11.

12.

13.

14.

8.2 General Setup and Hold Timing..................................................................................47

8.3 External Bus Timing ...................................................................................................48

Setup and Hold Timing .........................................................................................................49

9.1.1 External Bus Timing for a 32-Bit Transfer (without RDY_N) ......................51

9.1.2 External Bus Timing for a 32-Bit Transfer (with RDY_N) ...........................52

9.1.3 External Bus Timing for 8-Bit/16-Bit Transfer (without RDY_N) ................54

9.1.4 External Bus Timing for 8-Bit/16-Bit Transfer (with RDY_N) .....................55

9.2 SDRAM Timing ..........................................................................................................56

9.2.1 SDRAM CAS Timing.....................................................................................56

9.2.2 SDRAM Row Activation Timing ...................................................................57

9.2.3 SDRAM Read Operation Timing ...................................................................59

9.2.4 SDRAM Read Burst Timing ..........................................................................59

9.2.5 SDRAM Write Operation, Write Burst, Write-to-Write, and Write-to-

Precharge Timing............................................................................................60

JTAG.....................................................................................................................................64

10.1 JTAG Scan Chain Debug Functionality ......................................................................65

Ordering Information ............................................................................................................67

Errata.....................................................................................................................................68

12.1 Summary .....................................................................................................................68

12.2 Detail ...........................................................................................................................68

Revision History ...................................................................................................................72

For Additional Information...................................................................................................74

IA211080807-10

UNCONTROLLED WHEN PRINTED OR COPIED

Page 4 of 74

http://www.innovasic.com

Customer Support:

1-888-824-4184

Flexible Input Deterministic Output (fido

)

32-Bit Real-Time Communications Controller

Data Sheet

April 10, 2013

LIST OF FIGURES

Figure 1. Block Diagram for the fido1100......................................................................................8

Figure 2. PQFP Package Diagram ................................................................................................17

Figure 3. PQFP Physical Package Dimensions.............................................................................24

Figure 4. BGA 15- by 15-mm Package Diagram .........................................................................26

Figure 5. BGA 15- by 15-mm Physical Package Dimensions ......................................................33

Figure 6. BGA 15- by 15-mm Signal Routing..............................................................................35

Figure 7. Reset Timing .................................................................................................................43

Figure 8. Extended Reset Timing .................................................................................................43

Figure 9. Driven Clock Source .....................................................................................................45

Figure 10. Crystal Oscillator Third Overtone Off-Chip Components .........................................45

Figure 11. Crystal Oscillator Fundamental Overtone Off-Chip Components ..............................45

Figure 12. Propagation Delay .......................................................................................................49

Figure 13. Setup Time...................................................................................................................49

Figure 14. Hold Time ....................................................................................................................50

Figure 15. Recovery Time ............................................................................................................50

Figure 16. Removal Time .............................................................................................................50

Figure 17. Minimum Pulse Width ................................................................................................51

Figure 18. External Bus Timing for a Single, 32-Bit Cycle (without RDY_N) ...........................52

Figure 19. External Bus Timing for a 32-Bit Transfer (with RDY_N) ........................................53

Figure 20. External Bus Timing for 8-Bit/16-Bit Transfer (without RDY_N).............................54

Figure 21. External Bus Timing for 8-Bit/16-Bit Transfer (with RDY_N) ..................................55

Figure 22. SDRAM CAS Timing .................................................................................................57

Figure 23. Specific Row Activation Timing .................................................................................58

Figure 24. Meeting tRCD (min) When 2 < tRCD (min)/tCK ≤ 3 ................................................58

Figure 25. SDRAM Read Operation Timing ................................................................................59

Figure 26. SDRAM Read Burst Timing .......................................................................................60

Figure 27. SDRAM Write Operation Timing ...............................................................................61

Figure 28. SDRAM Write Burst Timing ......................................................................................62

Figure 29. SDRAM Write-to-Write Timing .................................................................................62

Figure 30. SDRAM Write-to-Precharge Timing ..........................................................................63

Figure 31. JTAG State Machine ...................................................................................................64

Figure 32. JTAG Port Register Interface ......................................................................................65

Figure 33. Timing of JTAG Signals .............................................................................................65

IA211080807-10

UNCONTROLLED WHEN PRINTED OR COPIED

Page 5 of 74

http://www.innovasic.com

Customer Support:

1-888-824-4184

FIDO1100PQF208IR1 Related Products

	FIDO1100PQF208IR1	FIDO1100	FIDO1100BGB208IR1
Description	IC COMM CTRLR FIDO1100 .8 208BGA	IC COMM CTRLR FIDO1100 .8 208BGA	IC COMM CTRLR FIDO1100 .8 208BGA

Recommended Resources

Digital video encoding circuit (AV3168)

Inverter and inverter02

Several typical application circuit diagrams of ND838

Pulse-sawtooth wave generator circuit diagram

Bipolar two-phase stepper motor constant current drive circuit

24v/3V voltage stabilizing circuit

TI's GaN technology brings half the size and double the power to machines: From "brick" mobile phones to bulky TVs, power modules once occupied a considerable space in electronic and electrical products, and the market demand for higher power density continues to increase. I...; fish001 Analogue and Mixed Signal

MSP430F149 MCU Control Stepper Motor C Language Example: #include msp430x14x.htypedef unsigned int uint;typedef unsigned char uchar;#define PWM BIT2void int_clk(){uchar i;BCSCTL1=~XT2OFF; //Turn on XT oscillatorBCSCTL2|=SELM1+SELS;//MCLK 8M and SMCLK 1Mdo{I...; fish001 Microcontroller MCU

Design of high frequency AC signal sampling circuit: [size=4]When making high-frequency power supplies, sampling of high-frequency AC signals is often involved. The traditional sampling circuit is as follows: [/size] [size=4] [/size] [align=center][size...; 灞波儿奔 Analogue and Mixed Signal

[RVB2601 Creative Application Development] 5 Display letters AB at the same time, and eliminate them by long pressing and short pressing: In the last issue, we have eliminated A. In this issue, we need to display the letters AB at the same time, which requires two lvgl tags. How to do it? I thought of the structure: struct Obj{char name...; cybertovsky XuanTie RISC-V Activity Zone

How to quickly test the continuity and sequence of wire harnesses using the ATX-100S wire harness tester?: How to quickly test the continuity and sequence of wire harnesses using the ATX-100S wire harness tester?...; aigtekatdz Integrated technical exchanges

[FreeRTOS check-in station 5 opens] Interrupts and task switching, closing time is August 26: Activity Overview: Click here to view (including activity encouragement and activity learning content)Check-in start and end time for this site: August 24-August 26 (3 days) Check-in tasks : 1. Read C...; nmg MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components