EEWORLDEEWORLDEEWORLD

Part Number

Search

TC74HC76AF

Description
IC HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 0.300 INCH, PLASTIC, SOIC-16, FF/Latch
Categorylogic    logic   
File Size98KB,4 Pages
ManufacturerToshiba Semiconductor
Websitehttp://toshiba-semicon-storage.com/
Download Datasheet Parametric Compare View All

TC74HC76AF Overview

IC HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 0.300 INCH, PLASTIC, SOIC-16, FF/Latch

TC74HC76AF Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerToshiba Semiconductor
Parts packaging codeSOIC
package instructionSOP,
Contacts16
Reach Compliance Codeunknown
Other featuresMASTER SLAVE OPERATION
seriesHC/UH
JESD-30 codeR-PDSO-G16
JESD-609 codee0
length10.3 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeJ-K FLIP-FLOP
Number of digits2
Number of functions2
Number of terminals16
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output polarityCOMPLEMENTARY
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
propagation delay (tpd)31 ns
Certification statusNot Qualified
Maximum seat height1.9 mm
Maximum supply voltage (Vsup)6 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typeNEGATIVE EDGE
width5.3 mm
minfmax25 MHz

TC74HC76AF Related Products

TC74HC76AF TC74HC76AF-TP1EL TC74HC76AP TC74HC76AF-EL TC74HC76AF-TP2EL TC74HC76AF-TP2 TC74HC76AF-TP1
Description IC HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 0.300 INCH, PLASTIC, SOIC-16, FF/Latch IC HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 0.300 INCH, PLASTIC, SOIC-16, FF/Latch IC HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16, 0.300 INCH, PLASTIC, DIP-16, FF/Latch IC HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 0.300 INCH, PLASTIC, SOIC-16, FF/Latch IC HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 0.300 INCH, PLASTIC, SOIC-16, FF/Latch IC HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 0.300 INCH, PLASTIC, SOIC-16, FF/Latch IC HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 0.300 INCH, PLASTIC, SOIC-16, FF/Latch
Parts packaging code SOIC SOIC DIP SOIC SOIC SOIC SOIC
package instruction SOP, SOP, DIP, DIP16,.3 SOP, SOP, SOP, SOP,
Contacts 16 16 16 16 16 16 16
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknow
series HC/UH HC/UH HC/UH HC/UH HC/UH HC/UH HC/UH
JESD-30 code R-PDSO-G16 R-PDSO-G16 R-PDIP-T16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16
length 10.3 mm 10.3 mm 19.25 mm 10.3 mm 10.3 mm 10.3 mm 10.3 mm
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP
Number of digits 2 2 2 2 2 2 2
Number of functions 2 2 2 2 2 2 2
Number of terminals 16 16 16 16 16 16 16
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
Output polarity COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP DIP SOP SOP SOP SOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE IN-LINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
propagation delay (tpd) 31 ns 31 ns 31 ns 31 ns 31 ns 31 ns 31 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.9 mm 1.9 mm 4.45 mm 1.9 mm 1.9 mm 1.9 mm 1.9 mm
Maximum supply voltage (Vsup) 6 V 6 V 6 V 6 V 6 V 6 V 6 V
Minimum supply voltage (Vsup) 2 V 2 V 2 V 2 V 2 V 2 V 2 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES YES NO YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal form GULL WING GULL WING THROUGH-HOLE GULL WING GULL WING GULL WING GULL WING
Terminal pitch 1.27 mm 1.27 mm 2.54 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Trigger type NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE
width 5.3 mm 5.3 mm 7.62 mm 5.3 mm 5.3 mm 5.3 mm 5.3 mm
minfmax 25 MHz 25 MHz 25 MHz 25 MHz 25 MHz 25 MHz 25 MHz
Is it Rohs certified? incompatible - incompatible incompatible incompatible incompatible incompatible
Maker Toshiba Semiconductor - Toshiba Semiconductor Toshiba Semiconductor Toshiba Semiconductor Toshiba Semiconductor Toshiba Semiconductor
Peak Reflow Temperature (Celsius) NOT SPECIFIED - - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Maximum time at peak reflow temperature NOT SPECIFIED - - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Is it lead-free? - - - Contains lead Contains lead Contains lead Contains lead
[Allwinner Heterogeneous Multi-core AI Intelligent Vision V853 Development Board Review] Functional Test 2
Test SD card reading and writing, switch USB to Host mode cat /sys/devices/platform/soc/usbc0/usb_hostInsert SD card promptAutomatically mount to /mnt/sdcardthe directorydd copy command The dd command...
dql2016 Domestic Chip Exchange
Today's Live Broadcast | Introduction to New Features of FSP4.0.0 of Renesas Electronics RA Series Product Development Tools
Live Topic: Introduction to new features of FSP4.0.0 of Renesas Electronics RA series product development tools Live broadcast time: 10:00-11:30 this morning Live Introduction: This presentation will ...
EEWORLD社区 MCU
What is the function of this capacitor between the primary and secondary sides of this transformer?
As shown in the figure below, what is the function of the capacitor on the primary and secondary sides of the transformer?...
Knight97538 Power technology
Integrated Circuit Static Timing Analysis and Modeling
Due to the reduction in chip size, the increase in integration density, the increase in circuit design complexity, and the improvement in circuit performance requirements, higher requirements are plac...
arui1999 Download Centre
I found a chip placement machine made with Raspberry Pi RP2040? It's completely open source, so I think DIY is possible.
I always want to say something emotional. As soon as RP2040 was born, various designs based on it sprang up like mushrooms after rain. I just saw a chip mounter based on it,Starfish: An open source pr...
蓝猫淘气 DIY/Open Source Hardware
[Sipeed GW2A FPGA development board]——ARM Cortex-M0 soft core processor_serial port printing
[i=s]This post was last edited by mars4zhu on 2022-11-23 19:46[/i]ARMSOC-3ARMSOC-3 implements AHB2LED and AHB2UART in FPGA, that is, through the ARM Cortex-M0 DesignStart core, it realizes the on and ...
mars4zhu Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号