V58C2256164SBLT7 datasheet, PDF

Datasheet> All Categories > storage> storage> V58C2256164SBLT7

V58C2256164SBLT7: DescriptionDDR DRAM, 16MX16, 0.75ns, CMOS, PDSO66, 0.400 X 0.875 INCH, PLASTIC, MS-024FC, TSOP2-66; Categorystorage storage; File Size983KB，62 Pages; ManufacturerProMOS Technologies Inc

Download Datasheet Parametric View All

V58C2256164SBLT7 Overview

DDR DRAM, 16MX16, 0.75ns, CMOS, PDSO66, 0.400 X 0.875 INCH, PLASTIC, MS-024FC, TSOP2-66

V58C2256164SBLT7 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	ProMOS Technologies Inc
Parts packaging code	TSSOP2
package instruction	TSOP2, TSSOP66,.46
Contacts	66
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	0.75 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	143 MHz
I/O type	COMMON
interleaved burst length	2,4,8
JESD-30 code	R-PDSO-G66
JESD-609 code	e0
length	22.22 mm
memory density	268435456 bit
Memory IC Type	DDR DRAM
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	66
word count	16777216 words
character code	16000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	16MX16
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP2
Encapsulate equivalent code	TSSOP66,.46
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	2.5 V
Certification status	Not Qualified
refresh cycle	8192
Maximum seat height	1.2 mm
self refresh	YES
Continuous burst length	2,4,8
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	10.16 mm

Preview

Download Datasheet

View All

V58C2256(804/404/164)SB

HIGH PERFORMANCE 256 Mbit DDR SDRAM

4 BANKS X 8Mbit X 8 (804)

4 BANKS X 4Mbit X 16 (164)

4 BANKS X 16Mbit X 4 (404)

DDR400A

Clock Cycle Time (t

CK2

)

Clock Cycle Time (t

CK2.5

)

Clock Cycle Time (t

CK3

)

System Frequency (f

CK max

)

7.5 ns

5ns

200 MHz

DDR400A

7.5 ns

6ns

5ns

200 MHz

DDR333B

7.5 ns

6 ns

166 MHz

DDR266A

7.5ns

7ns

143 MHz

Features

■

High speed data transfer rates with system frequency

up to 200 MHz

■

Data Mask for Write Control

■

Four Banks controlled by BA0 & BA1

■

Programmable CAS Latency: 2, 2.5, 3

■

Programmable Wrap Sequence: Sequential

or Interleave

■

Programmable Burst Length:

2, 4, 8 for Sequential Type

2, 4, 8 for Interleave Type

■

Automatic and Controlled Precharge Command

■

Power Down Mode

■

Auto Refresh and Self Refresh

■

Refresh Interval: 8192 cycles/64 ms

■

Available in 66-pin 400 mil TSOP or 60 Ball FBGA

■

SSTL-2 Compatible I/Os

■

Double Data Rate (DDR)

■

Bidirectional Data Strobe (DQS) for input and output

data, active on both edges

■

On-Chip DLL aligns DQ and DQs transitions with CK

transitions

■

Differential clock inputs CK and CK

■

Power Supply 2.5V ± 0.2V

■

Power Supply 2.6V ± 0.1V for DDR400

*Note: (-5B) Supports PC3200 module with 2.5-3-3 timing

(-5) Supports PC3200 module with 3-3-3 timing

(-6) Supports PC2700 module with 2.5-3-3 timing

(-7) Supports PC2100 module with 2-2-2 timing

Description

The V58C2256(804/404/164)SB is a four bank DDR

DRAM organized as 4 banks x 8Mbit x 8 (804), 4 banks x

4Mbit x 16 (164), or 4 banks x 16Mbit x 4 (404). The

V58C2256(804/404/164)SB achieves high speed data

transfer rates by employing a chip architecture that

prefetches multiple bits and then synchronizes the output

data to a system clock.

All of the control, address, circuits are synchronized

with the positive edge of an externally supplied clock. I/O

transactions are occurring on both edges of DQS.

Operating the four memory banks in an interleaved

fashion allows random access operation to occur at a

higher rate than is possible with standard DRAMs. A se-

quential and gapless data rate is possible depending on

burst length, CAS latency and speed grade of the device.

Device Usage Chart

Operating

Temperature

Range

0°C to 70°C

Package Outline

JEDEC 66 TSOP II

60 FBGA

•

CK Cycle Time (ns)

-5B

•

Power

-7

•

-5

•

-6

•

Std.

•

Temperature

Mark

Blank

V58C2256(804/404/164)SB Rev.1.0 November 2003

Recommended Resources

Insulation withstand voltage detector circuit

AM/FM radio circuit using three integrated circuits

Fluorescent lamp circuit with no power compensation

Conference speech time limit alarm

Lost child alarm (NE555/TDA7000)

875p computer motherboard circuit diagram_074

How to deal with severe overheating of the adjustable DCDC circuit?: I've been working on a commonly used DCDC circuit recently. How do I deal with the overheating? Isn't the LM2576 capable of outputting 3A of current? Why is it generating a fever at 900ma? When the ci...; Knight97538 Power technology

This week's highlights: Docker It was originally an internal project initiated by Solomon Hykes, the founder of dotCloud, during his stay in France. It was an innovation based on dotCloud's cloud service technology over the ...; 橙色凯 DSP and ARM Processors

How to choose the appropriate CAN bus topology?: Reasonable bus layout is half the battle, but what network topology is appropriate becomes a headache. Here we briefly introduce several mainstream bus topologies to help you choose according to your ...; MamoYU Analog electronics

DSP6678 NDK network configuration (UDP) points: 1. If you want to use NDK, the CCS project you create must be a project that runs sys/bios.2. If you want to see the network demo of 6678, the demo path is: C:\ti\mcsdk_2_01_02_06\examplesdk\helloWorl...; 灞波儿奔 DSP and ARM Processors

TUSB9261 -- USB3.0 to SATA interface bridge chip programming guide: TUSB9261 is a USB 3.0 to SATA interface bridge chip from TI. The related reference materials are as follows: During use, because the SPI flash needs to be programmed, it involves certain steps. Many p...; Jacktang Microcontroller MCU

About the input stage of multi-channel acquisition cards: Ask for advice:I am currently working on a 64-channel acquisition board. The input is first connected to a voltage follower (OPA4187), and then through a two-stage analog switch (MUX508), it is input ...; 心火烧 TI Technology Forum

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components