UPD42S17900LLE-A70 datasheet, PDF

UPD42S17900LLE-A70: DescriptionFast Page DRAM, 2MX9, 70ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32; Categorystorage storage; File Size513KB，24 Pages; ManufacturerNEC Electronics

Download Datasheet Parametric View All

UPD42S17900LLE-A70 Overview

Fast Page DRAM, 2MX9, 70ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32

Parameter Name	Attribute value
Maker	NEC Electronics
package instruction	SOJ,
Reach Compliance Code	unknown
access mode	FAST PAGE
Maximum access time	70 ns
Other features	RAS ONLY; CAS BEFORE RAS; HIDDEN; SELF REFRESH
JESD-30 code	R-PDSO-J32
length	21.21 mm
memory density	18874368 bit
Memory IC Type	FAST PAGE DRAM
memory width	9
Number of functions	1
Number of ports	1
Number of terminals	32
word count	2097152 words
character code	2000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	2MX9
Package body material	PLASTIC/EPOXY
encapsulated code	SOJ
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Certification status	Not Qualified
refresh cycle	2048
self refresh	YES
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	DUAL
width	10.16 mm

What are better ways to power automated test equipment to increase throughput and uptime?: Semiconductor manufacturers are placing greater demands on automatic test equipment (ATE) companies to quickly and reliably design test systems that meet the growing demand for ICs, with minimal incre...; eric_wang Test/Measurement

[Beineng cost-effective ATSAMD51 evaluation board] Benchmark performance test 4: concurrent computing benchmark test livermore_loops: Preface Livermore loops[1] (also known as the Livermore Fortran kernel or LFK) are a benchmark for computer concurrent computing. process Add code Get the code http://www.roylongbottom.org.uk/classic_...; qinyunti Microchip MCU

Live Review: November 23, Renesas Electronics RA Series Product Development Tool FSP4.0.0 New Features Introduction: Live broadcast time: November 23 (Wednesday) 10:00-11:30 amLive broadcast topic: Introduction to new features of FSP4.0.0 of Renesas Electronics RA series product development toolsWatch replay: Click ...; EEWORLD社区 Embedded System

[Beineng cost-effective ATSAMD51 evaluation board] Benchmark performance test 5: coremark test: Preface According to the manual description, the coremark score is 403, so we actually test it.process Add code Get the code https://github.com/eembc/coremarkAdd header file include pathPorting interf...; qinyunti Microchip MCU

touchgfx -4.20 The defined actions are lost every time I open it. Please help me solve this problem.: ...; 水平线co stm32/stm8

Help: I would like to ask whether the circuit composed of 555 is astable or monostable? I tried the configuration but it didn't work. I couldn't get 40kHz....; 1324564 Integrated technical exchanges

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components