Intel
®
LXT908 Universal 3.3 V 10BASE-T
and AUI Transceiver
Datasheet
The LXT908 Universal 10BASE-T and AUI Transceiver (call hereafter LXT908 Transceiver) is
designed for IEEE 802.3 physical layer applications. It provides all the active circuitry to
interface most standard 802.3 controllers to either the 10BASE-T media or Attachment Unit
Interface (AUI). In addition to standard 10 Mbps Ethernet, the LXT908 Transceiver also
supports full-duplex operation at 20 Mbps.
LXT908 Transceiver functions include Manchester encoding/decoding, receiver squelch and
transmit pulse shaping, jabber, link testing and reversed polarity detection/correction. The
LXT908 Transceiver can be used to drive either the AUI drop cable or the 10BASE-T twisted-
pair cable with only a simple isolation transformer. Integrated filters simplify the design work
required for FCC-compliant EMI performance.
The LXT908 Transceiver is fabricated with an advanced CMOS process and requires only a
single 3.3V power supply.
Applications
■
■
Access devices (DSL, Cable Modems, and
Set-top Boxes)
Routers/Bridges/Switches/Hubs
■
■
Telecom Backplane
USB to Ethernet Converters
Product Features
Functional Features
■
■
■
■
■
Convenience Features
■
■
■
■
■
■
■
■
Improved Filters - Simplifies FCC
Compliance
Integrated Manchester Encoder/Decoder
10BASE-T compliant Transceiver
AUI Transceiver
Supports Standard and Full-Duplex
Ethernet
Diagnostic Features
■
■
Four LED Drivers
AUI/RJ-45 Loopback
Automatic/Manual AUI/RJ-45 Selection
Automatic Polarity Correction
SQE Disable/Enable function
Power Down Mode with tri-stated outputs
Four loopback modes
Single 3.3V operation
Available in 64-pin LQFP and 44-pin
PLCC package
Commercial (0 to +70°C) and
Extended (-40 to +85°C) temperature range
Order Number: 249049-003
29-Oct-2005
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY
ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN
INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS
ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES
RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER
INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or
in nuclear facility applications.
Legal Lines and Disclaimers
Intel may make changes to specifications and product descriptions at any time, without notice.
Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the
presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by
estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.
The Intel
®
LXT908 Universal 3.3 V 10BASE-T and AUI Transceiver may contain design defects or errors known as errata which may cause the
product to deviate from published specifications. Current characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an order number and are referenced in this document, or other Intel literature may be obtained by calling
1-800-548-4725 or by visiting Intel's website at
http://www.intel.com.
AnyPoint, AppChoice, BoardWatch, BunnyPeople, CablePort, Celeron, Chips, CT Media, Dialogic, DM3, EtherExpress, ETOX, FlashFile, i386, i486,
i960, iCOMP, InstantIP, Intel, Intel Centrino, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Create & Share, Intel GigaBlade,
Intel InBusiness, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel Play, Intel Play logo, Intel SingleDriver, Intel
SpeedStep, Intel StrataFlash, Intel TeamStation, Intel Xeon, Intel XScale, IPLink, Itanium, MCS, MMX, MMX logo, Optimizer logo, OverDrive,
Paragon, PC Dads, PC Parents, PDCharm, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, RemoteExpress, SmartDie,
Solutions960, Sound Mark, StorageExpress, The Computer Inside., The Journey Inside, TokenExpress, VoiceBrick, VTune, and Xircom are
trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.
*Other names and brands may be claimed as the property of others.
Copyright © 2005, Intel Corporation. All Rights Reserved.
2
Datasheet
Document #: 249049
Revision #: 003
Rev. Date: 29-Oct-2005
Contents
Contents
1.0
2.0
Pin Assignments and Signal Descriptions
....................................................................8
Functional Description
.................................................................................................. 12
2.1
Introduction.......................................................................................................... 12
2.1.1 Controller Compatibility Modes .............................................................. 12
2.1.2 Transmit Function................................................................................... 12
2.1.3 Jabber Control Function .........................................................................13
2.1.4 Receive Function.................................................................................... 14
2.1.5 SQE Function ......................................................................................... 14
2.1.6 Polarity Reverse Function ...................................................................... 15
2.1.7 Loopback Function ................................................................................. 15
2.1.8 Collision Detection Function ................................................................... 16
2.1.9 Link Pulse Transmission ........................................................................ 17
2.1.10 Link Integrity Test Function .................................................................... 17
3.0
Application Information
.................................................................................................19
3.1
External Components..........................................................................................19
3.1.1 Crystal Information ................................................................................. 19
3.1.2 Magnetic Information ..............................................................................19
Layout Requirements ..........................................................................................19
3.2.1 Auto Port Select with External Loopback Control................................... 19
3.2.2 Full Duplex Support................................................................................ 21
3.2.3 Dual Network Support-10Base T and Token Ring .................................22
3.2.4 Manual Port Select & Link Test Function ...............................................23
3.2.5 Three Media Application.........................................................................25
3.2.6 AUI Encoder/Decoder Only .................................................................... 26
3.2
4.0
Test Specifications.........................................................................................................
27
4.1
4.2
4.3
4.4
4.5
Timing Diagrams for Mode 1 (MD2, 1, 0 = Low, Low, Low)
Figures 16
-
21
.......31
Timing Diagrams for Mode 2 (MD2, 1, 0 = Low, Low, High)
Figures 22
-
27
...... 33
Timing Diagrams for Mode 3 (MD2, 1, 0 = Low, High, Low)
Figures 28
-
33
...... 35
Timing Diagrams for Mode 4 (MD2, 1, 0 = Low, High, High)
Figures 34
-
39
..... 37
Timing Diagrams for Mode 5 (MD2, 1, 0 = High, High, Low)
Figures 40
-
45
..... 39
5.0
Package Specifications
.................................................................................................41
5.1
Top-Label Marking .............................................................................................. 43
6.0
Product Ordering Information.......................................................................................
45
Datasheet
Document #: 249049
Revision #: 003
Rev. Date: 29-Oct-2005
3
Contents
Figures
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
4
Block Diagram ....................................................................................................... 7
Pin Assignments ................................................................................................... 8
TPO Output Waveform ....................................................................................... 13
Jabber Control Function ...................................................................................... 14
SQE Function ..................................................................................................... 15
Collision Detection Function ............................................................................... 17
Transmitted Link Integrity Pulse Timing ............................................................. 17
Link Integrity Test Function ................................................................................ 18
LAN Adapter Board - Auto Port Select with External Loopback Control ............ 20
Full-Duplex Operation ........................................................................................ 21
Intel
®
LXT908 Transceiver/380C26 Interface for Dual Network
Support of 10BASE-T and Token Ring
22
LAN Adapter Board - Manual Port Select with Link Test Function ..................... 23
Manual Port Select with Seeq 8005 Controller .................................................. 24
Three Media Application .................................................................................... 25
AUI Encoder/Decoder Only Application ............................................................. 26
Mode 1 RCLK/Start-of-Frame Timing ................................................................ 31
Mode 1 RCLK/End-of-Frame Timing .................................................................. 31
Mode 1 Transmit Timing .................................................................................... 32
Mode 1 Collision Detect Timing ......................................................................... 32
Mode 1 COL/SQE Output Timing/CI Output Timing .......................................... 32
Mode 1 Loopback Timing ................................................................................... 32
Mode 2 RCLK/Start-of-Frame Timing ................................................................ 33
Mode 2 RCLK/End-of-Frame Timing .................................................................. 33
Mode 2 Transmit Timing .................................................................................... 34
Mode 2 Collision Detect Timing ......................................................................... 34
Mode 2 COL/SQE Output Timing ....................................................................... 34
Mode 2 Loopback Timing ................................................................................... 34
Mode 3 RCLK/Start-of-Frame Timing ................................................................ 35
Mode 3 RCLK/End-of-Frame Timing .................................................................. 35
Mode 3 Transmit Timing .................................................................................... 36
Mode 3 Collision Detect Timing ......................................................................... 36
Mode 3 COL/SQE Output Timing ....................................................................... 36
Mode 3 Loopback Timing ................................................................................... 36
Mode 4 RCLK/Start-of-Frame Timing ................................................................ 37
Mode 4 RCLK/End-of-Frame Timing .................................................................. 37
Mode 4 Transmit Timing .................................................................................... 38
Mode 4 Collision Detect Timing ......................................................................... 38
Mode 4 COL/SQE Output Timing ....................................................................... 38
Mode 4 Loopback Timing ................................................................................... 38
Mode 5 RCLK/Start-of-Frame Timing ................................................................ 39
Mode 5 RCLK/End-of-Frame Timing .................................................................. 39
Mode 5 Transmit Timing .................................................................................... 40
Mode 5 Collision Detect Timing ......................................................................... 40
Mode 5 COL/SQE Output Timing ...................................................................... 40
Mode 5 Loopback Timing ................................................................................... 40
44-Pin PLCC Package Specifications ................................................................ 41
64-Pin LQFP Package Specifications ................................................................ 42
Sample LQFP Package - Intel
®
LXT908 Transceiver ......................................... 43
Datasheet
Document #: 249049
Revision #: 003
Rev. Date: 29-Oct-2005
Contents
49
50
51
52
Sample Pb-Free (RoHS-Compliant) LQFP Package -
Intel
®
LXT908 Transceiver .................................................................................. 43
Sample PLCC Package - Intel
®
LXT908 Transceiver ......................................... 44
Sample Pb-Free (RoHS-Compliant) PLCC Package -
Intel
®
LXT908 Transceiver .................................................................................. 44
Ordering Information - Sample ............................................................................ 46
Tables
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Signal Descriptions................................................................................................ 9
Controller Compatibility Mode Options ................................................................ 13
Suitable Crystals ................................................................................................ 19
Absolute Maximum Values.................................................................................. 27
Recommended Operating Conditions ................................................................. 27
I/O Electrical Characteristics ..............................................................................27
AUI Electrical Characteristics ..............................................................................28
Twisted-Pair Electrical Characteristics ................................................................ 28
Switching Characteristics .................................................................................... 29
RCLK/Start-of-Frame Timing............................................................................... 29
RCLK/End-of-Frame Timing................................................................................ 30
Transmit Timing................................................................................................... 30
Collision, COL/CI Output and Loopback Timing.................................................. 30
Product Information ............................................................................................. 45
Datasheet
Document #: 249049
Revision #: 003
Rev. Date: 29-Oct-2005
5
京公网安备 11010802033920号
EEWORLD
