DATA SHEET
MOS INTEGRATED CIRCUIT
µ
PD7225
PROGRAMMABLE LCD CONTROLLER/DRIVER
The
µ
PD7225 is a software-programmable LCD (Liquid Crystal Display) controller/driver. The
µ
PD7225 can be
serially interfaced with the CPU in a microcomputer and can directly drive 2, 3, or 4-time division LCD. The
µ
PD7225
contains a segment decoder which can generate specific segment patterns. In addition, the
µ
PD7225 can be used to
control on/off (blinking) operation of a display.
FEATURES
• Can directly drive LCD
• Programmable time-division multiplexing
•
•
Static drive
Divide-by-2, 3, or -4 time division multiplexing
7-segment
Divide-by-4
Divide-by-3
Divide-by-2
time division ............... 16 digits
time division ............... 10 2/3 digits
time division ............... 8 digits
• Number of digits displayed
•
Static................................................. 4 digits
•
14-segment
Divide-by-4
time division ............... 8 digits
• Bias method
Static, 1/2, 1/3
• Segment decoder output
•
•
7-segment : Numeric characters 0 to 9, six symbols
14-segment : 36 alphanumeric characters, 13 symbols
• Blinking operation
• Multi-chip configuration possible
• 8-bit serials interface
75X series and 78K series compatible
• CMOS
• Single power supply
ORDERING INFORMATION
Part Number
Package
52-pin plastic QFP (14
×
14 mm)
52-pin plastic QFP (straight) (
56-pin plastic QFP (10
×
10 mm)
52-pin plastic QFP (14
×
14 mm)
14 mm)
µ
PD7225G00
µ
PD7225G01
µ
PD7225GB-3B7
µ
PD7225GC-AB6
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
Document No. S14308EJ6V0DS00 (6th edition)
(O.D. No. IC-1555)
Date Published June 1999 N CP (K)
Printed in Japan
The mark
shows major revised points.
©
1986, 1999
µ
PD7225
PIN CONFIGURATION: (Top View)
µ
PD7225G00
µ
PD7225G01
µ
PD7225GC-AB6
52-pin plastic QFP (14
×
14 mm)
52-pin plastic QFP (straight) (
14 mm)
52-pin plastic QFP (14
×
14 mm)
CL1
S31
S30
S29
S28
S27
S26
S25
S24
S23
S22
S21
S20
40
39
38
37
36
35
34
33
32
31
30
29
28
15 16
17
18
19
20
21
22 23
24 25
27
26
52
CL2
/SYNC
V
LC1
V
LC2
V
LC3
V
SS
V
DD
/SCK
SI
/CS
/BUSY
C, /D
/RESET
1
2
3
4
5
6
7
8
9
10
11
12
13
14
51 50
49
48
47
46
45
44 43
42 41
S19
S18
S17
S16
S15
S14
V
DD
S13
S12
S11
S10
S9
S8
NC
COM0
COM1
COM2
COM3
S0
S1
S2
S3
S4
S5
S6
SI
/SCK
C, /D
/CS
/BUSY
SYNC
S0-S31
NC
Remark
: Serial Input
: Serial Clock
: Command/Data
: Chip Select
: Busy
: Sync
: Segment
: Non-connection
/××× indicates active low signal.
CL1
CL2
RESET
V
DD
V
SS
IC
: External Resistor 1 (External Clock)
: External Resistor 2
: Reset
: Power Supply
: Ground
: Internally Connected
V
LC1
-V
LC3
: Power Supply For LCD Drive
COM0-COM3 : Common
2
Data Sheet S14308EJ6V0DS00
S7
µ
PD7225
µ
PD7225GB-3B7 56-pin plastic QFP (10
×
10 mm)
S19
S18
S17
S16
S15
S14
S13
S12
S11
S10
V
DD
S9
S8
IC
56
S20
S21
S22
S23
S24
S25
S26
S27
S28
S29
S30
S31
CL1
IC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
IC
S7
S6
S5
S4
S3
S2
S1
S0
COM3
COM2
COM1
COM0
NC
16
17
18
19
20
21
22
23
24
25
26
27
/SCK
/BUSY
C, /D
/CS
Note
IC Pin must be connected to V
DD
or left unconnected.
/RESET
V
LC1
V
LC2
/SYNC
CL2
V
LC3
V
DD
V
SS
IC
SI
Data Sheet S14308EJ6V0DS00
3
µ
PD7225
BLOCK DIAGRAM
COM
S31
S30
S29
S1
S0
3
COM
2
COM
1
COM
0
V
LC1
LCD DRIVER
V
LC2
LCD
TIMING
CONTROL
V
LC3
DISPLAY DATA LATCH
/SYNC
CL1
SEGMENT
OSC
CL2
DECODER
DATA
MEMORY
DATA
POINTER
BLINKING
DATA
MEMORY
V
DD
V
SS
/RESET
/CS
COMMAND/DATA REGISTER
WRITE
CONTROL
COMMAND
DECODER
SERIAL INTERFACE
C, /D
/BUSY
SI
/SCK
4
Data Sheet S14308EJ6V0DS00
µ
PD7225
1.
PIN FUNCTIONS
1.1 SI (Serial Input)……
……Input
……
This pin is used for inputting serial data (commands/data).
Data to be displayed as well as 19 deffernet
commands for controlling the operation of the
µ
PD7225 can be input to this pin.
1.2 /SCK (Serial Clock)……
……Input
……
This pin is used for inputting the shift clock for serial data (SI input). The content of the SI input is read into the
serial register at the rising edge of this clock one bit at a time. /SCK input is effective when /CS = 0 and /BUSY = 1.
If /BUSY = 0, this input is ignored. If /CS = 1, this signal is ignored regardless of the /BUSY status.
1.3 C, /D (Command/Data)……
……Input
……
This input indicates whether the signal input from the SI pin is a command or data. A low level indicates data; a
high level indicates a command.
1.4 /BUSY……
……Tri-state
output
……
This is an active-low output pin that is used to control serial data input disable/enable. A low level disables serial
data input; a high level enables serial data input. This pin becomes high impedance when /CS = 1.
1.5 /CS (Chip Select)……
……Input
……
When /CS is changed from high level to low level, the SCK counter in the
µ
PD7225 is cleared and serial data
input is enabled. At the same time, the data pointer is initialized to address 0. When /CS is set to high level after
serial data is input, the contents of the data memory are transferred to the display latch and displayed on the LCD.
1.6 /SYNC (SYNChronous)……
……Input/Output
……
The /SYNC pin is used to make a wired-OR connection when the common pins are shared or when blinking
operation is synchronized in a multi-chip configuration.
When the
µ
PD7225 is reset (/RESET = 0), the /SYNC pin outputs the clock frequency (f
CL
) divided by four (refer to
Figure 1-1),
and synchronizes the system clock (f
CL
/4) of the
µ
PD7225. When the reset is released (/RESET =1), the
display timing of each
µ
PD7225 is synchronized with the common drive signal timing shown in Figure 1-2.
Figure 1-1. /SYNC Pin Status During Reset (/RESET = 0)
f
CL
/SYNC
Data Sheet S14308EJ6V0DS00
5