ACVX1220-FREQ-F-J-S1-N05-Q25 datasheet, PDF

ACVX1220-FREQ-F-J-S1-N05-Q25: DescriptionCMOS/TTL Output Clock Oscillator, 1MHz Min, 160MHz Max, ROHS COMPLIANT, HERMETIC SEALED, DIP-14/4; CategoryPassive components oscillator; File Size511KB，2 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ACVX1220-FREQ-F-J-S1-N05-Q25 Overview

CMOS/TTL Output Clock Oscillator, 1MHz Min, 160MHz Max, ROHS COMPLIANT, HERMETIC SEALED, DIP-14/4

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Abracon
Reach Compliance Code	compliant
Maximum control voltage	4.5 V
Minimum control voltage	0.5 V
maximum descent time	10 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	50 ppm
frequency stability	20%
linearity	10%
Installation features	THROUGH HOLE MOUNT
Maximum operating frequency	160 MHz
Minimum operating frequency	1 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-30 °C
Oscillator type	CMOS/TTL
Output load	5 TTL, 15 pF
physical size	20.2mm x 12.6mm x 8.0mm
longest rise time	10 ns
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	NO
maximum symmetry	45/55 %

Selected answers to basic FPGA questions: This post collects some representative questions raised by netizens in this forum and has been solved! Many new FPGAers can check the answers here and find the answers you want. Here, I would also lik...; 高进 FPGA/CPLD

Questions about bq protection circuit: As shown in the figure, the confusion is How to understand when charging, CHG mos is turned on, CHG signal is H, then G is H, but S of mos is P-, how can it be turned on, meaning that G and S poles ar...; qwqwqw2088 Analogue and Mixed Signal

About BL9341DC24V-3.3V: When 24DCV is connected to this BUCK circuit for power supply, I would like to ask about the problem of BL9341....; steven321 Power technology

Ultra-wideband? Ultra-wideband!: Qorvo's Brent Dietz is at it again. This time, he's dispelling the myths and confusion surrounding ultra-wideband. Hint: It's not about fashion or music. Thanks to Verizon’s 5G marketing campaign, the...; 石榴姐 RF/Wirelessly

[Project source code] Example code for UART reception and transmission based on interruption under NIOS II: This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...; 小梅哥 Altera SoC

How to use the DSP library of TMS320C55X: 1. Copy the DSPLIB target library file 55xdsp.lib or 55xdspx.lib to the 5500 runtime support library - ×××\ti\c5500\cgtools\lib folder, so that 55xdsp.lib can be found during compilation and linking. ...; Jacktang Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components