GMM7401010CS-60 datasheet, PDF

Datasheet> All Categories > storage> storage> GMM7401010CS-60

GMM7401010CS-60: DescriptionEDO DRAM Module, 1MX40, 60ns, CMOS, SIMM-72; Categorystorage storage; File Size607KB，9 Pages; ManufacturerLG Semicon Co., Ltd.

Download Datasheet Parametric Compare View All

GMM7401010CS-60 Overview

EDO DRAM Module, 1MX40, 60ns, CMOS, SIMM-72

GMM7401010CS-60 Parametric

Parameter Name	Attribute value
Maker	LG Semicon Co., Ltd.
package instruction	SIMM-72
Reach Compliance Code	unknown
access mode	FAST PAGE WITH EDO
Maximum access time	60 ns
Other features	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH
I/O type	COMMON
JESD-30 code	R-XSMA-N72
memory density	41943040 bit
Memory IC Type	EDO DRAM MODULE
memory width	40
Number of functions	1
Number of ports	1
Number of terminals	72
word count	1048576 words
character code	1000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	1MX40
Output characteristics	3-STATE
Package body material	UNSPECIFIED
encapsulated code	SIMM
Encapsulate equivalent code	SSIM72
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
power supply	5 V
Certification status	Not Qualified
refresh cycle	1024
Maximum standby current	0.01 A
Maximum slew rate	1.3 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	SINGLE

GMM7401010CS-60 Related Products

	GMM7401010CS-60	GMM7401010CSG-60	GMM7401010CSG-80	GMM7401010CS-80	GMM7401010CS-70	GMM7401010CSG-70
Description	EDO DRAM Module, 1MX40, 60ns, CMOS, SIMM-72	EDO DRAM Module, 1MX40, 60ns, CMOS, SIMM-72	EDO DRAM Module, 1MX40, 80ns, CMOS, SIMM-72	EDO DRAM Module, 1MX40, 80ns, CMOS, SIMM-72	EDO DRAM Module, 1MX40, 70ns, CMOS, SIMM-72	EDO DRAM Module, 1MX40, 70ns, CMOS, SIMM-72
package instruction	SIMM-72	SIMM-72	SIMM-72	SIMM-72	SIMM-72	SIMM-72
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknow
access mode	FAST PAGE WITH EDO	FAST PAGE WITH EDO	FAST PAGE WITH EDO	FAST PAGE WITH EDO	FAST PAGE WITH EDO	FAST PAGE WITH EDO
Maximum access time	60 ns	60 ns	80 ns	80 ns	70 ns	70 ns
Other features	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH
I/O type	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON
JESD-30 code	R-XSMA-N72	R-XSMA-N72	R-XSMA-N72	R-XSMA-N72	R-XSMA-N72	R-XSMA-N72
memory density	41943040 bit	41943040 bit	41943040 bit	41943040 bit	41943040 bit	41943040 bi
Memory IC Type	EDO DRAM MODULE	EDO DRAM MODULE	EDO DRAM MODULE	EDO DRAM MODULE	EDO DRAM MODULE	EDO DRAM MODULE
memory width	40	40	40	40	40	40
Number of functions	1	1	1	1	1	1
Number of ports	1	1	1	1	1	1
Number of terminals	72	72	72	72	72	72
word count	1048576 words	1048576 words	1048576 words	1048576 words	1048576 words	1048576 words
character code	1000000	1000000	1000000	1000000	1000000	1000000
Operating mode	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
organize	1MX40	1MX40	1MX40	1MX40	1MX40	1MX40
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED
encapsulated code	SIMM	SIMM	SIMM	SIMM	SIMM	SIMM
Encapsulate equivalent code	SSIM72	SSIM72	SSIM72	SSIM72	SSIM72	SSIM72
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY
power supply	5 V	5 V	5 V	5 V	5 V	5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
refresh cycle	1024	1024	1024	1024	1024	1024
Maximum standby current	0.01 A	0.01 A	0.01 A	0.01 A	0.01 A	0.01 A
Maximum slew rate	1.3 mA	1.3 mA	1.1 mA	1.1 mA	1.2 mA	1.2 mA
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	NO	NO	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	SINGLE	SINGLE	SINGLE	SINGLE	SINGLE	SINGLE
Maker	LG Semicon Co., Ltd.	-	LG Semicon Co., Ltd.	LG Semicon Co., Ltd.	LG Semicon Co., Ltd.	LG Semicon Co., Ltd.

Recommended Resources

Winding type asynchronous motor energy consumption braking circuit

Low power consumption 60min timing circuit

High Efficiency Negative Voltage Regulator Circuit

Fake lock alarm

Internal circuit and pin functions of CX20106A

Computer motherboard circuit diagram 815 2_13

Using FSMC bus for inter-chip communication: Now we need to use the FSMC bus to communicate between F4 (transmit) and F7 (receive). We hope to write directly into the SRAM of F7, but we don't know the SRAM address of F7. How should we operate th...; Mengmei stm32/stm8

PADS9.5 graphic tutorial: The PADS9.5 tutorial is a bit old...; 电子爱好者xx Download Centre

Silkscreen: I have a power management chip, the silk screen on it is DE=NOT, the package is SOT23-5, please help me take a look, thank you[/size][/font][/color]...; 曹伟1993 Power technology

AC Amplifier with Digital Gain and Bandwidth Control: AC Amplifier with Digital Gain and Bandwidth ControlHC360.com March 21, 2005 14:58In low-noise analog circuits, high-gain amplifiers are used at the input to improve the signal-to-noise ratio (SNR). T...; fighting Analog electronics

I'm a newbie. I don't understand. I'm asking for help on the problem I encountered when making a spi receiving module in Verilog.: I'm a newbie and just started learning Verilog. I'm working on a SPI receiving module. I encountered a problem during the testing phase. I don't know how to use simulation to verify the received signa...; tzwilson98 FPGA/CPLD

How feasible is it for the United States to skip 5G and go directly to 6G?: As the title states, 5G requires a lot of infrastructure, and the United States is vast and sparsely populated. Is it possible to directly use satellites to lay out 6G?1. What are the differences betw...; Jacktang Wireless Connectivity

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components