IDT72201L50J datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> IDT72201L50J

IDT72201L50J: DescriptionFIFO, 256X9, 25ns, Synchronous, CMOS, PQCC32, 0.050 INCH PITCH, PLASTIC, LCC-32; Categorystorage storage; File Size196KB，19 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT72201L50J Overview

FIFO, 256X9, 25ns, Synchronous, CMOS, PQCC32, 0.050 INCH PITCH, PLASTIC, LCC-32

IDT72201L50J Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	QFJ
package instruction	0.050 INCH PITCH, PLASTIC, LCC-32
Contacts	32
Reach Compliance Code	not_compliant
ECCN code	EAR99
Maximum access time	25 ns
Maximum clock frequency (fCLK)	20 MHz
period time	50 ns
JESD-30 code	R-PQCC-J32
JESD-609 code	e0
length	13.97 mm
memory density	2304 bit
Memory IC Type	OTHER FIFO
memory width	9
Humidity sensitivity level	1
Number of functions	1
Number of terminals	32
word count	256 words
character code	256
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	256X9
Output characteristics	3-STATE
Exportable	YES
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC32,.5X.6
Package shape	RECTANGULAR
Package form	CHIP CARRIER
Parallel/Serial	PARALLEL
power supply	5 V
Certification status	Not Qualified
Maximum seat height	3.55 mm
Maximum standby current	0.08 A
Maximum slew rate	0.08 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
width	11.43 mm

Preview

Download Datasheet

View All

IDT72421/72201/72211/72221/72231/72241 CMOS SyncFIFO™

64 x 9, 256 x 9, 512 x 9, 1024 x 9, 2048 x 9 and 4096 x 9

CMOS SyncFIFO™

64 X 9, 256 x 9, 512 x 9,

1024 X 9, 2048 X 9 and 4096 x 9

MILITARY AND COMMERCIAL TEMPERATURE RANGES

Integrated Device Technology, Inc.

IDT72421

IDT72201

IDT72211

IDT72221

IDT72231

IDT72241

FEATURES:

•

64 x 9-bit organization (IDT72421)

256 x 9-bit organization (IDT72201)

512 x 9-bit organization (IDT72211)

1024 x 9-bit organization (IDT72221)

2048 x 9-bit organization (IDT72231)

4096 x 9-bit organization (IDT72241)

12 ns read/write cycle time (IDT72421/72201/72211)

15 ns read/write cycle time (IDT72221/72231/72241)

Read and write clocks can be independent

Dual-Ported zero fall-through time architecture

Empty and Full flags signal FIFO status

Programmable Almost-Empty and Almost-Full flags can

be set to any depth

Programmable Almost-Empty and Almost-Full flags

default to Empty+7, and Full-7, respectively

Output enable puts output data bus in high-impedance

state

Advanced submicron CMOS technology

Available in 32-pin plastic leaded chip carrier (PLCC),

ceramic leadless chip carrier (LCC), and 32-pin Thin

Quad Flat Pack (TQFP)

For Through-Hole product please see the IDT72420/

72200/72210/72220/72230/72240 data sheet

Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT72421/72201/72211/72221/72231/72241

SyncFIFO™ are very high-speed, low-power First-In, First-

Out (FIFO) memories with clocked read and write controls.

The IDT72421/72201/72211/72221/72231/72241 have a 64,

256, 512, 1024, 2048, and 4096 x 9-bit memory array,

respectively. These FIFOs are applicable for a wide variety of

data buffering needs such as graphics, local area networks

and interprocessor communication.

These FIFOs have 9-bit input and output ports. The input

port is controlled by a free-running clock (WCLK), and two

write enable pins (

WEN1

, WEN2). Data is written into the

Synchronous FIFO on every rising clock edge when the write

enable pins are asserted. The output port is controlled by

another clock pin (RCLK) and two read enable pins (

REN1

REN2

). The read clock can be tied to the write clock for single

clock operation or the two clocks can run asynchronous of one

another for dual-clock operation. An output enable pin (

) is

provided on the read port for three-state control of the output.

The Synchronous FIFOs have two fixed flags, Empty (

)

and Full (

). Two programmable flags, Almost-Empty (

PAE

)

and Almost-Full (

PAF

), are provided for improved system

control. The programmable flags default to Empty+7 and Full-

7 for

PAE

and

PAF

, respectively. The programmable flag

offset loading is controlled by a simple state machine and is

initiated by asserting the load pin (

The IDT72421/72201/72211/72221/72231/72241 are

fabricated using IDT’s high-speed submicron CMOS

technology. Military grade product is manufactured in

compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM

WCLK

- D

WEN1

WEN2

INPUT REGISTER

OFFSET REGISTER

WRITE CONTROL

LOGIC

RAM ARRAY

64 x 9, 256 x 9,

512 x 9, 1024 x 9,

2048 x 9, 4096 x 9

FLAG

LOGIC

PAE

PAF

WRITE POINTER

READ POINTER

READ CONTROL

LOGIC

OUTPUT REGISTER

RESET LOGIC

RCLK

REN1

REN2

- Q

2655 drw 01

SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

Integrated Device Technology, Inc

For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.

DECEMBER 1995

DSC-2655/6

5.07

Recommended Resources

Light controlled night light lighting circuit

A class-A amplifier with dynamic biasing

Two-ground switch circuit composed of bidirectional thyristor

Crane anti-collision alarm circuit

DC recovery light detection circuit that suppresses useless stable background light

Amorphous displacement sensor measurement circuit

Recommend an FPGA development board, with schematic diagram: [i=s]This post was last edited by littleshrimp on 2020-12-29 08:21[/i]The Black Gold AXU2CGx development board uses Xinlinx's XUZU2CG. This is a very cost-effective development board, with an official...; littleshrimp Special Edition for Assessment Centres

FAQ: Developing secure IoT edge-to-cloud applications on Linux using PKCS #11 and secure devices: Live Topic : Developing secure IoT edge devices to cloud applications for Linux systems using PKCS #11 and security devices | Microchip Security Solutions Series Seminar 18Content Introduction: In thi...; EEWORLD社区 Security Electronics

CC2640 TIRTOS adds IIC configuration: Test environmentProtocol stack version: BLE-STACK V2.1 IAR development environment version: IAR for Arm 7.40 Hardware equipment: Amo-SmartRF v2.0 development board (corresponding to TI's official Smar...; 灞波儿奔 Wireless Connectivity

ARM co-founder launches "SAVE ARM" campaign to intervene in NVIDIA acquisition: Semiconductor company ARM Holding has once again made history with the largest tech acquisition in UK history. Over the weekend, NVIDIA announced that it would acquire ARM from SoftBank in an all-stoc...; dcexpert Talking

How to convert PWM signal into analog signal: I. IntroductionThere is a position sensor that measures position changes. I used the voltage range of a multimeter to measure the output signal of the sensor, and the result showed an analog signal, t...; 火辣西米秀 Microcontroller MCU

Uf2 Introduction: UF2 is a new binary file format developed by Microsoft for PXT (also known as Microsoft MakeCode), which can update programs through MSC (Mass Storage Class, also known as removable flash drive). Simi...; dcexpert MicroPython Open Source section

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components