MT2VDDT1632UG-6XX datasheet, PDF

MT2VDDT1632UG-6XX: DescriptionDDR DRAM Module, 16MX32, 0.7ns, CMOS, DIMM-100; Categorystorage storage; File Size421KB，27 Pages; ManufacturerMicron Technology; Websitehttp://www.mdtic.com.tw/

Download Datasheet Parametric View All

MT2VDDT1632UG-6XX Overview

DDR DRAM Module, 16MX32, 0.7ns, CMOS, DIMM-100

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Micron Technology
Parts packaging code	DIMM
package instruction	DIMM,
Contacts	100
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	SINGLE BANK PAGE BURST
Maximum access time	0.7 ns
Other features	AUTO/SELF REFRESH
JESD-30 code	R-XDMA-N100
memory density	536870912 bit
Memory IC Type	DDR DRAM MODULE
memory width	32
Number of functions	1
Number of ports	1
Number of terminals	100
word count	16777216 words
character code	16000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	16MX32
Package body material	UNSPECIFIED
encapsulated code	DIMM
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	235
Certification status	Not Qualified
self refresh	YES
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	NO LEAD
Terminal location	DUAL
Maximum time at peak reflow temperature	30

AD2S1200, a resolver with 2 pairs of poles, but each pair of poles has 4 groups of 0-4096 outputs.: AD2S1200, a resolver with 2 pairs of poles, but each pair of poles has 4 groups of 0-4096 outputs....; adqin Analog electronics

【ST Motor Evaluation】3. Evaluation Task 1: [i=s]This post was last edited by my student number on 2018-7-3 08:12[/i] When I started the evaluation task, I found that there was no specific document that mentioned how to use the API in MCSDK ste...; 我的学号 stm32/stm8

Design of cell image acquisition system based on DSP and FPGA technology: ...; 至芯科技FPGA大牛 FPGA/CPLD

Understanding the current status of UPS power supply development in one article: [i=s] This post was last edited by Mufan001 on 2018-6-21 22:36 [/i]...; 木犯001号 Power technology

Limitations of High Frequency Circuits in Electronic Circuit CAD Analysis: 【Source: China PCB Technology Network】【Author:】【Time: 2006-1-18 9:19:05】【Click: 102】Electronic circuit CAD simulation software PSPICE has powerful functions and has broad application prospects in elec...; fighting Analog electronics

Share the interrupt priority and interrupt nesting of msp430 (and easy to understand errors): [size=4] The interrupt priority of MSP430 is arranged according to the size of the vector where it is located. The higher the interrupt vector address, the higher the priority. However, the default MS...; 灞波儿奔 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components