CDR31BP270BJMM datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> CDR31BP270BJMM

CDR31BP270BJMM: DescriptionCeramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, BP, 30ppm/Cel TC, 0.000027uF, Surface Mount, 0805, CHIP; CategoryPassive components capacitor; File Size46KB，4 Pages; ManufacturerAVX

Download Datasheet Parametric View All

CDR31BP270BJMM Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, BP, 30ppm/Cel TC, 0.000027uF, Surface Mount, 0805, CHIP

CDR31BP270BJMM Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	AVX
package instruction	, 0805
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	9 weeks
capacitance	0.000027 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.3 mm
JESD-609 code	e4
length	2 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	BULK
positive tolerance	5%
Rated (DC) voltage (URdc)	100 V
Guideline	MIL-PRF-55681/7
size code	0805
surface mount	YES
Temperature characteristic code	BP
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Palladium/Silver (Pd/Ag)
Terminal shape	WRAPAROUND
width	1.25 mm

Preview

Download Datasheet

View All

MIL-PRF-55681/Chips

Part Number Example

CDR31 thru CDR35

MILITARY DESIGNATION PER MIL-PRF-55681

Part Number Example

(example)

CDR31

101

MIL Style

Voltage-temperature

Limits

Capacitance

Rated Voltage

Capacitance Tolerance

Termination Finish

Failure Rate

NOTE: Contact factory for availability of Termination and Tolerance Options for

Specific Part Numbers.

MIL Style:

CDR31, CDR32, CDR33, CDR34, CDR35

Voltage Temperature Limits:

BP = 0 ± 30 ppm/°C without voltage; 0 ± 30 ppm/°C with

rated voltage from -55°C to +125°C

BX = ±15% without voltage; +15 –25% with rated voltage

from -55°C to +125°C

Capacitance:

Two digit figures followed by multiplier

(number of zeros to be added) e.g., 101 = 100 pF

Rated Voltage:

A = 50V, B = 100V

Capacitance Tolerance:

B ± .10 pF, C ± .25 pF, D ± .5

pF, F ± 1%, J ± 5%, K ± 10%,

M ± 20%

Termination Finish:

M = Palladium Silver

N = Silver Nickel Gold

S = Solder-coated

Y = 100% Tin

U = Base Metallization/Barrier

Metal/Solder Coated*

W = Base Metallization/Barrier

Metal/Tinned (Tin or Tin/

Lead Alloy)

*Solder shall have a melting point of 200°C or less.

Failure Rate Level:

M = 1.0%, P = .1%, R = .01%,

S = .001%

Packaging:

Bulk is standard packaging. Tape and reel

per RS481 is available upon request.

CROSS REFERENCE: AVX/MIL-PRF-55681/CDR31 THRU CDR35

Per MIL-PRF-55681

(Metric Sizes)

CDR31

CDR32

CDR33

CDR34

CDR35

AVX

Style

0805

1206

1210

1812

1825

Length (L)

(mm)

2.00

3.20

4.50

Width (W)

(mm)

1.25

1.60

2.50

3.20

6.40

Thickness (T)

Max. (mm)

1.3

1.5

Min. (mm)

.50

—

Termination Band (t)

Max. (mm)

.70

Min. (mm)

.30

Recommended Resources

How the thermistor works

AN6071 application circuit a

Phase lead compensation circuit

STK4161II audio IC circuit diagram

Triac voltage doubler power supply circuit

Lithium battery charger circuit

When AD software needs to drill vias to connect the network in the inner electrical layer segmentation, what is the minimum distance between the vias and the inner electrical layer segmentation edge?: When I used AD software to design a 6-layer board, I found a phenomenon. My fourth layer is the POWER layer, which divides the system power supply. When I need to drill vias for network connection, I ...; fangmian211 PCB Design

The United States is pressing forward: blacklisting 38 Huawei subsidiaries in an attempt to block Huawei's outsourcing of chips: Since Huawei was first included in the Entity List in May 2019, the total number of Huawei subsidiaries included in the US "Entity List" has reached 152. It's another restless night! Last night, the U...; eric_wang Talking

【GD32450I-EVAL】+ 06SDRAM Introduction: [i=s]This post was last edited by DDZZ669 on 2020-10-4 17:28[/i]1 SDRAMRAM can be understood as memory, the space required by the program when running. GD32F450IK comes with 256K RAM. When a large mem...; DDZZ669 GD32 MCU

【ST NUCLEO-H743ZI Review】（1）First impressions of ST NUCLEO-H743ZI: The development board ST NUCLEO-H743ZI evaluated in this event is provided by STMicroelectronics. Thanks to STMicroelectronics for supporting EEWorld's evaluation! Actually, I should have received the...; dsjsjf stm32/stm8

Keys? No more! The future of car access systems is here: As automotive design engineers begin to adopt technologies widely used in other industries, the way drivers enter their cars has become increasingly convenient. Throughout the industry's development, ...; EEWORLD社区 TI Technology Forum

[ESP32-Korvo Review] 05 Development Environment Construction Part 2: The previous review article explained the construction of the development environment, but it took a long time and failed: https://en.eeworld.com/bbs/thread-1158940-1-1.htmlToday is Friday. I got home...; 天意无罪 Domestic Chip Exchange

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components