SX35M560B1SJ1025 datasheet, PDF

SX35M560B1SJ1025: DescriptionAluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 35V, 20% +Tol, 20% -Tol, 560uF, Through Hole Mount, ROHS COMPLIANT; CategoryPassive components capacitor; File Size69KB，4 Pages; ManufacturerYAGEO; Websitehttp://www.yageo.com/; Environmental Compliance

Download Datasheet Parametric View All

SX35M560B1SJ1025 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 35V, 20% +Tol, 20% -Tol, 560uF, Through Hole Mount, ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	YAGEO
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	560 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
dielectric materials	ALUMINUM (WET)
ESR	42 mΩ
leakage current	0.196 mA
Manufacturer's serial number	SX
Installation features	THROUGH HOLE MOUNT
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Package shape	CYLINDRICAL PACKAGE
method of packing	BULK
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	35 V
ripple current	1650 mA
surface mount	NO
Delta tangent	0.1
Terminal shape	WIRE

Implementing SoC Based on 8051 Microcontroller Using FPGA IP Platform: With the frequent product upgrades, it is equally important to seize the market opportunity and provide excellent performance. SoC has played an indispensable role in improving product competitiveness...; 1234 51mcu

What is the link for gift exchange?: [table] [tr][td]Gift exchange link: (Multiple links can be placed in new lines)[/td][/tr] [/table]When I am exchanging a gift, I need to fill in the gift exchange link. What is the gift exchange link?...; jiansheli2008 Suggestions & Announcements

Purgatory Legend-Synchronous Counter Optimization Battle: Purgatory Legend-Synchronous Counter Optimization Battle...; zxopenljx FPGA/CPLD

Digital frequency meter design: I want to design a frequency meter based on FPGA. There are programs for each module. They need to be created into a project file, which can be downloaded into fpga. If you can complete it, please pri...; 无名人 FPGA/CPLD

Audio Pre-Processing System Reference Design Using C5517: [i=s]This post was last edited by Jacktang on 2019-5-19 00:07[/i] [size=4]Audio Preprocessing System Reference Design Using C5517 Description This reference design uses multiple microphones, beamformi...; Jacktang DSP and ARM Processors

Complete breakdown, a conversation between a computer idiot and a hacker!: Hacker: I have controlled your computer. Xiaobai: How? Hacker: With a Trojan horse . Xiaobai: ... Where is it? I can't see it. Hacker: Open your task manager. Xiaobai: ... Where is the task manager? H...; soso Talking

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components