PCF85063BTL
Tiny Real-Time Clock/calendar with alarm function and
SPI-bus
Rev. 6 — 18 November 2015
Product data sheet
1. General description
The PCF85063BTL is a CMOS
1
Real-Time Clock (RTC) and calendar optimized for low
power consumption. An offset register allows fine-tuning of the clock. All addresses and
data are transferred serially via a Serial Peripheral Interface (SPI-bus) with a maximum
data rate of 7 Mbit/s. The register address is incremented automatically after each written
or read data byte.
For a selection of NXP Real-Time Clocks, see
Table 46 on page 49.
2. Features and benefits
Provides year, month, day, weekday, hours, minutes, and seconds based on a
32.768 kHz quartz crystal
Clock operating voltage: 0.9 V to 5.5 V
Low current; typical 0.22
A
at V
DD
= 3.3 V and T
amb
= 25
C
3 line SPI-bus with a maximum data rate of 7 Mbit/s
Programmable clock output for peripheral devices (32.768 kHz, 16.384 kHz,
8.192 kHz, 4.096 kHz, 2.048 kHz, 1.024 kHz, and 1 Hz)
Selectable integrated oscillator load capacitors for C
L
= 7 pF or C
L
= 12.5 pF
Alarm function
Countdown timer
Minute and half minute interrupt
Oscillator stop detection function
Internal Power-On Reset (POR)
Programmable offset register for frequency adjustment
3. Applications
Digital still camera
Digital video camera
Printers
Copy machines
Mobile equipment
Battery powered devices
1.
The definition of the abbreviations and acronyms used in this data sheet can be found in
Section 21.
NXP Semiconductors
PCF85063BTL
Tiny Real-Time Clock/calendar with alarm function and SPI-bus
4. Ordering information
Table 1.
Ordering information
Package
Name
PCF85063BTL
Description
Version
SOT1197-1
DFN2626-10 plastic thermal enhanced extremely thin
small outline package; no leads;
10 terminals; body 2.6
2.6
0.5 mm
Type number
4.1 Ordering options
Table 2.
Ordering options
Orderable part number Sales item
(12NC)
PCF85063BTL/1,118
935299023118
Delivery form
tape and reel, 7 inch
IC
revision
1
Product type number
PCF85063BTL/1
5. Marking
Table 3.
Marking codes
Marking code
063B
Product type number
PCF85063BTL
6. Block diagram
Fig 1.
Block diagram of PCF85063BTL
PCF85063BTL
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet
Rev. 6 — 18 November 2015
2 of 58
NXP Semiconductors
PCF85063BTL
Tiny Real-Time Clock/calendar with alarm function and SPI-bus
7. Pinning information
7.1 Pinning
For mechanical details, see
Figure 27.
Fig 2.
Pin configuration for DFN2626-10 (PCF85063BTL)
7.2 Pin description
Table 4.
Pin description
Input or input/output pins must always be at a defined level (V
SS
or V
DD
) unless otherwise specified.
Symbol
OSCI
OSCO
CLKOE
INT
VSS
CE
SCL
SDIO
CLKOUT
VDD
[1]
Pin
1
2
3
4
5
[1]
6
7
8
9
10
Type
input
output
input
output
supply
input
input
output
supply
Description
oscillator input
oscillator output
CLKOUT enable or disable pin; enable is active HIGH
interrupt output (open-drain)
ground supply voltage
chip enable
serial clock input
clock output (push-pull)
supply voltage
input/output serial data input and output
The die paddle (exposed pad) is connected to V
SS
through high ohmic (non-conductive) silicon attach and
should be electrically isolated. It is good engineering practice to solder the exposed pad to an electrically
isolated PCB copper pad as shown in
Figure 27 “Package outline SOT1197-1 (DFN2626-10) of
PCF85063BTL”
for better heat transfer but it is not required as the RTC doesn’t consume much power. In
no case should traces be run under the package exposed pad.
PCF85063BTL
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet
Rev. 6 — 18 November 2015
3 of 58
NXP Semiconductors
PCF85063BTL
Tiny Real-Time Clock/calendar with alarm function and SPI-bus
8. Functional description
The PCF85063BTL contains 18 8-bit registers with an auto-incrementing register address,
an on-chip 32.768 kHz oscillator with integrated capacitors, a frequency divider which
provides the source clock for the Real-Time Clock (RTC) and calender, and SPI-bus with
a maximum data rate of 6.25 Mbit/s.
The built-in address register will increment automatically after each read or write of a data
byte up to the register 11h. After register 11h, the auto-incrementing will wrap around to
address 00h (see
Figure 3).
Fig 3.
Handling address registers
All registers (see
Table 5)
are designed as addressable 8-bit parallel registers although
not all bits are implemented. The first two registers (memory address 00h and 01h) are
used as control and status register. The register at address 02h is an offset register
allowing the fine-tuning of the clock; and at 03h is a free RAM byte. The addresses 04h
through 0Ah are used as counters for the clock function (seconds up to years counters).
Address locations 0Bh through 0Fh contain alarm registers which define the conditions for
an alarm. The registers at 10h and 11h are for the timer function.
The Seconds, Minutes, Hours, Days, Months, and Years as well as the corresponding
alarm registers are all coded in Binary Coded Decimal (BCD) format. When one of the
RTC registers is written or read, the contents of all time counters are frozen. Therefore,
faulty writing or reading of the clock and calendar during a carry condition is prevented.
PCF85063BTL
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet
Rev. 6 — 18 November 2015
4 of 58
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Product data sheet
Rev. 6 — 18 November 2015
5 of 58
PCF85063BTL
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2015. All rights reserved.
NXP Semiconductors
8.1 Registers organization
Table 5.
Registers overview
Bit positions labeled as - are not implemented. After reset, all registers are set according to
Table 8 on page 10.
Address
Register name
Bit
7
Control and status registers
00h
01h
02h
03h
04h
05h
06h
07h
08h
09h
0Ah
0Bh
0Ch
0Dh
0Eh
0Fh
10h
11h
Control_1
Control_2
Offset
RAM_byte
Seconds
Minutes
Hours
Days
Weekdays
Months
Years
Second_alarm
Minute_alarm
Hour_alarm
Day_alarm
Weekday_alarm
Timer_value
Timer_mode
EXT_TEST
AIE
MODE
B[7:0]
OS
-
-
-
-
-
SECONDS (0 to 59)
MINUTES (0 to 59)
-
-
-
-
AMPM
HOURS (1 to 12) in 12 hour mode
HOURS (0 to 23) in 24 hour mode
DAYS (1 to 31)
-
-
-
-
WEEKDAYS (0 to 6)
MONTHS (1 to 12)
Section 8.3.4
Section 8.3.5
Section 8.3.6
Section 8.3.7
Section 8.5.1
Section 8.5.2
HOUR_ALARM (1 to 12) in 12 hour mode
Section 8.5.3
Section 8.5.4
-
WEEKDAY_ALARM (0 to 6)
Section 8.5.5
Section 8.6.1
-
-
TCF[1:0]
TE
TIE
TI_TP
Section 8.6.2
-
AF
OFFSET[6:0]
STOP
MI
SR
HMI
-
TF
CIE
COF[2:0]
12_24
CAP_SEL
Section 8.2.1
Section 8.2.2
Section 8.2.3
Section 8.2.4
Section 8.3.1
Section 8.3.2
Section 8.3.3
6
5
4
3
2
1
0
Reference
Time and date registers
Tiny Real-Time Clock/calendar with alarm function and SPI-bus
YEARS (0 to 99)
AEN_S
AEN_M
AEN_H
AEN_D
AEN_W
T[7:0]
-
SECOND_ALARM (0 to 59)
MINUTE_ALARM (0 to 59)
-
-
-
AMPM
HOUR_ALARM (0 to 23) in 24 hour mode
DAY_ALARM (1 to 31)
-
-
Alarm registers
PCF85063BTL
Timer registers
京公网安备 11010802033920号
EEWORLD
