The CY7C1049BNV33 is a high-performance CMOS Static
RAM organized as 524,288 words by 8 bits. Easy memory
expansion is provided by an active LOW Chip Enable (CE), an
active LOW Output Enable (OE), and three-state drivers.
Writing to the device is accomplished by taking Chip Enable
(CE) and Write Enable (WE) inputs LOW. Data on the eight I/O
pins (I/O
0
through I/O
7
) is then written into the location
specified on the address pins (A
0
through A
18
).
Reading from the device is accomplished by taking Chip
Enable (CE) and Output Enable (OE) LOW while forcing Write
Enable (WE) HIGH. Under these conditions, the contents of
the memory location specified by the address pins will appear
on the I/O pins.
The eight input/output pins (I/O
0
through I/O
7
) are placed in a
high-impedance state when the device is deselected (CE
HIGH), the outputs are disabled (OE HIGH), or during a write
operation (CE LOW, and WE LOW).
The CY7C1049BNV33 is available in a standard 400-mil-wide
36-pin SOJ and 44-pin TSOPII packages with center power
and ground (revolutionary) pinout.
Logic Block Diagram
Pin Configuration
SOJ
Top View
TSOP
Top View
I/O
0
INPUTBUFFER
A
0
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
A
9
A
10
I/O
1
ROW DECODER
I/O
2
SENSE AMPS
512K x 8
ARRAY
I/O
3
I/O
4
I/O
5
CE
WE
OE
COLUMN
DECODER
A
11
A
12
A
13
A
14
A
15
A
16
A
17
A
18
POWER
DOWN
I/O
6
I/O
7
A
0
A
1
A
2
A
3
A
4
CE
I/O
0
I/O
1
V
CC
GND
I/O
2
I/O3
WE
A
5
A
6
A
7
A
8
A
9
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
NC
A
18
A
17
A
16
A
15
OE
I/O
7
I/O
6
GND
V
CC
I/O
5
I/O
4
A
14
A
13
A
12
A
11
A
10
NC
NC
NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
NC
NC
NC
A
0
A
1
A
2
A
3
A
4
CE
I/O
0
I/O
1
V
CC
V
SS
I/O
2
I/O
3
WE
A
5
A
6
A
7
A
8
A
9
NC
NC
A
18
A
17
A
16
A
15
OE
I/O
7
I/O
6
V
SS
V
CC
I/O
5
I/O
4
A
14
A
13
A
12
A
11
A
10
NC
NC
NC
Cypress Semiconductor Corporation
Document #: 001-06432 Rev. **
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Revised February 1, 2006
CY7C1049BNV33
Selection Guide
-12
Maximum Access Time (ns)
Maximum Operating Current (mA)
Maximum CMOS Standby Current (mA)
Com’l
Ind’l
Com’l/Ind’l
Com’l
L
12
200
220
8
0.5
-15
15
180
200
8
0.5
-20
20
160
170
8
0.5
Maximum Ratings
(Above which the useful life may be impaired. For user guide-
lines, not tested.)
Storage Temperature ................................. –65°C to +150°C
Ambient Temperature with
Power Applied............................................. –55°C to +125°C
Supply Voltage on V
CC
to Relative GND
[2]
.....–0.5V to +4.6V
DC Voltage Applied to Outputs
[2]
in High Z State .......................................–0.5V to V
CC
+ 0.5V
DC Input Voltage
[2]
................................ –0.5V to V
CC
+ 0.5V
Current into Outputs (LOW)......................................... 20 mA
Operating Range
Range
Commercial
Industrial
Ambient
Temperature
0°C to +70°C
–40°C to +85°C
V
CC
3.3V
±
0.3V
DC Electrical Characteristics
Over the Operating Range
-12
Parameter
V
OH
V
OL
V
IH
V
IL
I
IX
I
OZ
I
CC
I
SB1
Description
Output HIGH
Voltage
Test Conditions
V
CC
= Min.,
I
OH
= –4.0 mA
Min.
2.4
0.4
2.2 V
CC
+ 0.5
–0.5
GND < V
I
< V
CC
GND < V
OUT
< V
CC
,
Output Disabled
V
CC
= Max.,
f = f
MAX
= 1/t
RC
Max. V
CC
, CE > V
IH
V
IN
> V
IH
or
V
IN
< V
IL
, f = f
MAX
Max. V
CC
,
Com’l/Ind’l
CE > V
CC
– 0.3V,
Com’l L
V
IN
> V
CC
– 0.3V,
or V
IN
< 0.3V, f = 0
Com’l
Ind’l
–1
–1
0.8
+1
+1
200
220
30
2.2
–0.5
–1
–1
Max.
Min.
2.4
0.4
V
CC
+ 0.5
0.8
+1
+1
180
200
30
2.2
–0.5
–1
–1
-15
Max.
Min.
2.4
0.4
V
CC
+ 0.5
0.8
+1
+1
160
170
30
-20
Max.
Unit
V
V
V
V
µA
µA
mA
mA
mA
Output LOW Voltage V
CC
= Min.,
I
OL
= 8.0 mA
Input HIGH Voltage
Input LOW Voltage
[2]
Input Leakage
Current
Output Leakage
Current
V
CC
Operating
Supply Current
Automatic CE
Power-Down
Current
—TTL Inputs
Automatic CE
Power-Down
Current
—CMOS Inputs
I
SB2
8
0.5
8
0.5
8
0.5
mA
mA
Capacitance
[3]
Parameter
C
IN
C
OUT
Description
Input Capacitance
I/O Capacitance
Test Conditions
T
A
= 25°C, f = 1 MHz,
V
CC
= 3.3V
Max.
8
8
Unit
pF
pF
Notes:
1. For guidelines on SRAM system design, please refer to the ‘System Design Guidelines’ Cypress application note, available on the internet at www.cypress.com.
2. V
IL
(min.) = –2.0V for pulse durations of less than 20 ns.
3. Tested initially and after any design or process changes that may affect these parameters.
Document #: 001-06432 Rev. **
Page 2 of 8
CY7C1049BNV33
AC Test Loads and Waveforms
3.3V
OUTPUT
30 pF
INCLUDING
JIG AND
SCOPE
(a)
R2
351Ω
R1 317Ω
THÉVENIN EQUIVALENT
167Ω
OUTPUT
ALL INPUT PULSES
3.3V
90%
90%
10%
Fall time:
1 V/ns
GND
RiseTime:1 V/ns
10%
1.73V
(b)
AC Switching Characteristics
[4]
Over the Operating Range
-12
Parameter
Read Cycle
t
power
t
RC
t
AA
t
OHA
t
ACE
t
DOE
t
LZOE
t
HZOE
t
LZCE
t
HZCE
t
PU
t
PD
t
WC
t
SCE
t
AW
t
HA
t
SA
t
PWE
t
SD
t
HD
t
LZWE
t
HZWE
V
CC
(typical) to the First Access
[5]
Read Cycle Time
Address to Data Valid
Data Hold from Address Change
CE LOW to Data Valid
OE LOW to Data Valid
OE LOW to Low Z
OE HIGH to High Z
[6, 7]
CE LOW to Low Z
[7]
CE HIGH to High Z
[6, 7]
CE LOW to Power-Up
CE HIGH to Power-Down
Write Cycle Time
CE LOW to Write End
Address Set-Up to Write End
Address Hold from Write End
Address Set-Up to Write Start
WE Pulse Width
Data Set-Up to Write End
Data Hold from Write End
WE HIGH to Low Z
[7]
WE LOW to High Z
[6, 7]
12
10
10
0
0
10
7
0
3
6
0
12
15
12
12
0
0
12
8
0
3
7
3
6
0
15
20
13
13
0
0
13
9
0
3
8
0
6
3
7
0
20
3
12
6
0
7
3
8
1
12
12
3
15
7
0
8
1
15
15
3
20
8
1
20
20
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Description
Min.
Max.
Min.
-15
Max.
Min.
-20
Max.
Unit
Write Cycle
[8, 9]
Notes:
4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
I
OL
/I
OH
and 30-pF load capacitance.
5. This part has a voltage regulator which steps down the voltage from 5V to 3.3V internally. T.
power
time has to be provided initially before a read/write operation is
started.
6. t
HZOE
, t
HZCE
, and t
HZWE
are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured
±
500 mV from steady-state voltage.
7. At any given temperature and voltage condition, t
HZCE
is less than t
LZCE
, t
HZOE
is less than t
LZOE
, and t
HZWE
is less than t
LZWE
for any given device.
8. The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either
of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
9. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t
HZWE
and t
SD
.
10. No input may exceed V
CC
+ 0.5V
11. .t
r
< 3 ns for the -12 and -15 speeds. t
r
< 5 ns for the -20 ns and slower speeds.
Document #: 001-06432 Rev. **
Page 3 of 8
CY7C1049BNV33
Data Retention Characteristics
Over the Operating Range (For L version only)
Parameter
V
DR
I
CCDR
t
CDR[3]
t
R[11]
Description
V
CC
for Data Retention
Data Retention Current
Chip Deselect to Data Retention
Time
Operation Recovery Time
V
CC
= V
DR
= 2.0V,
CE > V
CC
– 0.3V
V
IN
> V
CC
– 0.3V or V
IN
< 0.3V
Conditions
[10]
Min.
2.0
330
0
t
RC
Max
Unit
V
µA
ns
ns
Data Retention Waveform
DATA RETENTION MODE
V
CC
CE
3.0V
t
CDR
V
DR
> 2V
3.0V
t
R
Switching Waveforms
Read Cycle No. 1
[12, 13]
t
RC
ADDRESS
t
AA
t
OHA
DATA OUT
PREVIOUS DATA VALID
DATA VALID
Read Cycle No. 2 (OE Controlled)
[13, 14]
ADDRESS
t
RC
CE
t
ACE
OE
t
DOE
DATA OUT
V
CC
SUPPLY
CURRENT
t
LZOE
HIGH IMPEDANCE
t
LZCE
t
PU
50%
t
HZOE
t
HZCE
DATA VALID
t
PD
50%
I
SB
I
CC
HIGH
IMPEDANCE
Notes:
12. Device is continuously selected. OE, CE = V
IL
.
13. WE is HIGH for read cycle.
14. Address valid prior to or coincident with CE transition LOW.
Document #: 001-06432 Rev. **
Page 4 of 8
CY7C1049BNV33
Switching Waveforms
(continued)
Write Cycle No. 1 (WE Controlled, OE HIGH During Write)
[15, 16]
t
WC
ADDRESS
t
SCE
CE
t
AW
t
SA
WE
t
PWE
t
HA
OE
t
SD
DATA I/O
NOTE 17
t
HZOE
DATA
IN
VALID
t
HD
Write Cycle No. 2 (WE Controlled, OE LOW)
[16]
t
WC
ADDRESS
t
SCE
CE
t
AW
t
SA
WE
t
SD
DATA I/O
NOTE 17
t
HZWE
DATA VALID
t
PWE
t
HA
t
HD
t
LZWE
Truth Table
CE
H
L
L
L
OE
X
L
X
H
WE
X
H
L
H
I/O
0
– I/O
7
High Z
Data Out
Data In
High Z
Power-Down
Read
Write
Selected, Outputs Disabled
Mode
Power
Standby (I
SB
)
Active (I
CC
)
Active (I
CC
)
Active (I
CC
)
Notes:
15. Data I/O is high-impedance if OE = V
IH
.
16. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
17. During this period the I/Os are in the output state and input signals should not be applied.
The DSP real-time multitasking operating system has been widely used abroad, but in China, people have been slow to accept the concept of this DSP- based operating system and are often troubled by the...
GaN seems to be getting hotter with the upcoming 5G, but not many people know why it is so popular.
However , the reasons given in “ This is why the 5G era needs GaN! ” are very sufficient. For exampl...
A few days ago, I posted the generation and debugging of TRNG. Today, I will continue to use PWM. To make smart LED lights, you need to control the LED to generate different colors, which is inseparab...
By: Rock Su, Field Application EngineerIn test and measurement related applications, analog switches and multiplexers are widely used, such as gain adjustment of op amps, time-sharing acquisition of m...
Step 1: Initiate a connection
The software initiates the connection using the remote ID and password.
One of the two communicating parties first uses other communication tools to send his ID and passw...
On December 28, 2023, the reporter learned from the Zhaoqing High-tech Zone in Guangdong that, as of now, the High-tech Zone has 56 upstream and downstream enterprises in the new energy storage indust...[Details]
1. Shared variables run at the bottom layer. To avoid unnecessary trouble, use English directories as much as possible.
2. Shared variable settings:
nothing special, all default option values: n...[Details]
According to foreign media reports, two new Xiaomi phones have recently passed the EEC certification, one of which is the Xiaomi 10 phone, which also confirms that Xiaomi 10 will be launched in the E...[Details]
The steering system is an important part of the car, and its performance directly affects the stability and safety of the car. The early car steering system was a pure mechanical steering system w...[Details]
Many medical, process control, and industrial automation applications require accurate temperature measurements to perform their functions. Resistance temperature detectors (RTDs) are commonly used as...[Details]
It can be used to measure DC voltage, DC current, AC voltage, resistance, etc. Some multimeters can also measure AC current, decibels, power, inductance, transistor parameters, etc. There are two typ...[Details]
Well, this experiment is also relatively simple~~ Use the buttons to adjust the PWM output (the cycle remains unchanged here, only the duty cycle is changed)~~ 7. Pulse Width Modulation (PWM) VII. (0...[Details]
At present, the more common data acquisition and processing system is a fully functional microcomputer system. Although this system can analyze and process the monitored signals quickly, it can onl...[Details]
When the serial port works in mode 2 and mode 3, it is defined as a 9-bit asynchronous communication interface. Each frame of data is 11 bits, 1 start bit 0, 8 data bits (low bit first), 1 9th data...[Details]
Virtual oscilloscopes are based on virtual instrument technology, using highly efficient modular hardware and then paired with highly efficient and convenient software. The combination of the two can...[Details]
On June 25, 2021, the 5th Jiwei Semiconductor Summit officially opened in Haicang, Xiamen. The theme of this summit is "The Heart and the Core are in the Same Place, and Changes are Like Kunpeng", wh...[Details]
What is the difference between triode and MOS tube when used as switches in circuit design? Working nature:
1. The transistor is controlled by current, while the MOS tube is controlled by voltage...[Details]
Having worked in the electric vehicle media for a long time, and seeing that electric vehicles are either 0-100km/h and above 4km/h, or are self-driving, have smart connectivity, and are using V2X, y...[Details]
Since the Hongmeng system was revealed, it has become the focus of attention from all parties. The famous French news weekly "Point de Point" recently interviewed Ren Zhengfei and wrote a 15-page spe...[Details]
1. Timer 0, fast PWM mode Fast PWM can get a relatively high frequency PWM output, but the duty cycle adjustment accuracy is slightly worse. At this time, the counter only works in a one-way forward ...[Details]
MEMS sensors
京公网安备 11010802033920号
EEWORLD
