1210J0100330KCT datasheet, PDF

1210J0100330KCT: DescriptionCeramic Capacitor, Multilayer, Ceramic, 10V, 10% +Tol, 10% -Tol, C0G, 30ppm/Cel TC, 0.000033uF, Surface Mount, 1210, CHIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size6MB，102 Pages; ManufacturerSyfer; Environmental Compliance

Download Datasheet Parametric View All

1210J0100330KCT Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	1210J0100330KCT	-	-	View	Buy Now

Ceramic Capacitor, Multilayer, Ceramic, 10V, 10% +Tol, 10% -Tol, C0G, 30ppm/Cel TC, 0.000033uF, Surface Mount, 1210, CHIP, ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Syfer
package instruction	, 1210
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.000033 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	2 mm
JESD-609 code	e3
length	3.2 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR, Embossed Plastic, 7 Inch
positive tolerance	10%
Rated (DC) voltage (URdc)	10 V
size code	1210
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	2.5 mm

MLC

Capacitors

Knowledge about electromagnetic radiation: Does anyone have information on electromagnetic radiation? Recently, there was a test about ESD and EFT. I would like to ask the experts to give me some advice on this....; xuanyuanzhu LED Zone

A33 development board has a strange problem, I hope experts can give me some advice! Thank you!: I have a Corelink A33 development board. I compiled linux+qt-4.8.7 according to the user manual. After the compilation is successful, it cannot be upgraded to the development board. It always prompts:...; yaojian Linux and Android

AD20 is significantly faster than AD19: [i=s]This post was last edited by dcexpert on 2019-7-7 17:15[/i]The AD file became larger and larger, and it took a day to complete the download. However, it was worth it because the running speed of ...; dcexpert PCB Design

Design of Ethernet physical layer chip clock synchronization PLL: In Ethernet, the physical layer chip (Physical Layer Interface Devices, PHY) is the key component that connects each network element to the physical medium. It is responsible for completing the functi...; Aguilera Wireless Connectivity

si514 programmable oscillator debugging, with engineering source code: [i=s]This post was last edited by littleshrimp on 2021-1-5 12:30[/i]I bought two programmable low-jitter crystal oscillators from Silicon Labs in September this year . In the past two days , I designe...; littleshrimp Integrated technical exchanges

Two new TI boards: LAUNCHXL-CC1350 178 yuanSalted fish:MSP-EXP432E401Y 128 yuanSalted fish:...; gyg12321 Buy&Sell

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components