VC377PW datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> VC377PW

VC377PW: DescriptionIC LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, FF/Latch; Categorylogic logic; File Size128KB，5 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

VC377PW Overview

IC LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, FF/Latch

VC377PW Parametric

Parameter Name	Attribute value
Maker	NXP
package instruction	TSSOP,
Reach Compliance Code	unknown
Other features	WITH HOLD MODE
series	LVC/LCX/Z
JESD-30 code	R-PDSO-G20
length	6.5 mm
Logic integrated circuit type	D FLIP-FLOP
Number of digits	8
Number of functions	1
Number of terminals	20
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
propagation delay (tpd)	9.5 ns
Certification status	Not Qualified
Maximum seat height	1.1 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	1.2 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Trigger type	POSITIVE EDGE
width	4.4 mm
minfmax	200 MHz

VC377PW Related Products

	VC377PW	VC377PW-T	VC377D-T	VC377DB-T	VC377D	VC377DB
Description	IC LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, FF/Latch	IC LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, FF/Latch	IC LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, PLASTIC, SOT163-1, SO-20, FF/Latch	IC LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, PLASTIC, SOT339-1, SSOP-20, FF/Latch	IC LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, PLASTIC, SOT163-1, SO-20, FF/Latch	IC LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, PLASTIC, SOT339-1, SSOP-20, FF/Latch
Maker	NXP	NXP	NXP	NXP	NXP	NXP
package instruction	TSSOP,	TSSOP,	SOP,	SSOP,	SOP,	SSOP,
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown
Other features	WITH HOLD MODE	WITH HOLD MODE	WITH HOLD MODE	WITH HOLD MODE	WITH HOLD MODE	WITH HOLD MODE
series	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z
JESD-30 code	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20
length	6.5 mm	6.5 mm	12.8 mm	7.2 mm	12.8 mm	7.2 mm
Logic integrated circuit type	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP
Number of digits	8	8	8	8	8	8
Number of functions	1	1	1	1	1	1
Number of terminals	20	20	20	20	20	20
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	TSSOP	SOP	SSOP	SOP	SSOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE, SHRINK PITCH
propagation delay (tpd)	9.5 ns	9.5 ns	9.5 ns	9.5 ns	9.5 ns	9.5 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.1 mm	1.1 mm	2.65 mm	2 mm	2.65 mm	2 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V
surface mount	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.65 mm	1.27 mm	0.65 mm	1.27 mm	0.65 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
width	4.4 mm	4.4 mm	7.5 mm	5.3 mm	7.5 mm	5.3 mm
minfmax	200 MHz	200 MHz	200 MHz	200 MHz	200 MHz	200 MHz
Parts packaging code	-	-	SOIC	SSOP	SOIC	SSOP
Contacts	-	-	20	20	20	20

Recommended Resources

PCB circuit board heat dissipation method

50V suspended regulated power supply diagram

Adjustable nonlinear ramp circuit diagram

Soil moisture upper and lower limit alarm

VGA sync signal automatic oscillator

Eight-way remote control circuit composed of modules

[MM32 eMiniBoard Review] + OLED screen driver display: [i=s]This post was last edited by jinglixixi on 2020-11-1 00:14[/i]1. Use GPIO port to simulate I2C interface An LED flashing program is provided in the example. Through it, we can master the method o...; jinglixixi Domestic Chip Exchange

How to speed up pmos shutdown and control the delay time within us: Recently, Pmos is used as a ms-level switch circuit. IRF5305s is selected, and the circuit schematic is shown in Figure 1. The signal is the MCU signal 3.3v, and the power supply is 12v. The MCU contr...; 程秋香 Analogue and Mixed Signal

PCB Microchip Resin Selection Criteria: 1. Low peak temperature If the peak temperature is too high, it will cause copper oxidation and affect the observation effect of the slice under the microscope. The powder and liquid will generate hea...; 方学放 PCB Design

Semi-digital control power management ICs from the United States significantly reduce the power consumption of handheld devices: National Semiconductor has announced the industry's first digitally controlled PowerWise Energy Management Unit (EMU). Battery-powered handheld consumer electronics products can use this highly integr...; zbz0529 Power technology

I would like to ask if the experts know the component library resources of 3554am in ad... I downloaded many component libraries but couldn't find it: I need help with the component library, because I am used to building the circuit in multisim... After building it, I found that I couldn't find the components and couldn't make the board...; lllllu PCB Design

Questions about the use of TL431: As shown in the figure below: ZJ8V voltage is 8V, VSTAND voltage should be 5V, but the actual voltage is 2.96V. When R113 is removed and R112 is short-circuited, the voltage is 2.5V, which is normal....; ena Analog electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components