EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

LP21-18-32.0M-30J3CG

Description
Parallel - 3Rd Overtone Quartz Crystal, 32MHz Nom, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP21-18-32.0M-30J3CG Overview

Parallel - 3Rd Overtone Quartz Crystal, 32MHz Nom, ROHS COMPLIANT PACKAGE-2

LP21-18-32.0M-30J3CG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level1000 µW
frequency stability0.01%
frequency tolerance30 ppm
JESD-609 codee3
load capacitance18 pF
Manufacturer's serial numberLP21
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency32 MHz
Maximum operating temperature70 °C
Minimum operating temperature
physical sizeL10.8XB4.47XH2.1 (mm)/L0.425XB0.176XH0.083 (inch)
Series resistance100 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
【McQueen Trial】Python Programming (3)
[b]Line-finding sensor[/b]The line-finding sensor is a sensor similar to the one in the picture above, usually composed of an infrared transmitting tube and a receiving tube. Its output signal is a sw...
dcexpert MicroPython Open Source section
Microchip's online design center helps low-cost instrument design
Microchip Technology Inc. (Microchip Technology) recently launched a new online Utility Meter Design Center (www.microchip.com/meters). This rich website provides technical tools and resources for eng...
rain MCU
How to sign in on the mobile version?
How to sign in on the mobile version?...
邦bang Talking
[Reprint] Summary of Zynq7010 NAND startup
I've been researching a mining board between z7010 and nand flash recently. When searching for information, I saw this link. It's worth learning, so I'd like to share it with you. https://www.cnblogs....
chenzhufly FPGA/CPLD
No response when controlling GPIO in user mode?
A: There is no response when controlling GPIO in user mode? For example: Figure 1 B: GPIO is not configured by default (MX6UL_PAD_CSI_MCLK__GPIO4_IO17) It is recommended to configure in linux-4.1.15/a...
明远智睿Lan Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号