C323C220F5H5TA7317 datasheet, PDF

C323C220F5H5TA7317: DescriptionCeramic Capacitor, Ceramic, 50V, 1% +Tol, 1% -Tol, X8R, -/+15ppm/Cel TC, 0.000022uF, 2012,; CategoryPassive components capacitor; File Size2MB，20 Pages; ManufacturerKEMET; Websitehttp://www.kemet.com; Environmental Compliance

Download Datasheet Parametric View All

C323C220F5H5TA7317 Overview

Ceramic Capacitor, Ceramic, 50V, 1% +Tol, 1% -Tol, X8R, -/+15ppm/Cel TC, 0.000022uF, 2012,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	KEMET
package instruction	,
Reach Compliance Code	compliant
capacitance	0.000022 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	7.62 mm
JESD-609 code	e3
length	5.08 mm
Installation features	THROUGH HOLE MOUNT
multi-layer	Yes
negative tolerance	1%
Number of terminals	2
Maximum operating temperature	150 °C
Minimum operating temperature	-55 °C
Package form	Radial
method of packing	Ammo Pack
positive tolerance	1%
Rated (DC) voltage (URdc)	50 V
surface mount	NO
Temperature characteristic code	X8R
Temperature Coefficient	15% ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal pitch	5.08 mm
Terminal shape	WIRE
width	3.18 mm

Circuit Diagram 6-Basic Analysis Methods of Unit Circuits: If components are compared to cells, then unit circuits are organs. Only by mastering the analysis methods of various unit circuits can we understand the entire circuit diagram. To analyze unit circui...; tiankai001 Integrated technical exchanges

Modbus multi-machine communication program design: Send different instructions to the slave, and the slave will perform different operations. This is just to judge the function code, which is similar to the practical serial port routine we learned ear...; Jacktang Microcontroller MCU

[Domestic RISC-V Linux Board Fang·Starlight VisionFive Trial Report] Environment Preparation-Design Data Sheet: [Purpose] Create data tables 1. User information for future login. 2. Sampled personnel information table. 3. Sampling information table. 1. User information is used for future login authentication:2....; lugl4313820 Domestic Chip Exchange

Basic knowledge of Verilog HDL.pdf: Basic knowledge of Verilog HDL.pdf...; zxopenljx EE_FPGA Learning Park

Telecom in three places quietly promotes IPTV bidding: Telecom in three places quietly promotes IPTV bidding 2006-8-3Although conflicts of interest between different departments and systems have hampered the development of IPTV (interactive Internet telev...; hkn Mobile and portable

ODDR_has_invalid_load: ODDR cell xxxx loads should only be an output buffer o...: Today, the following error occurred when using vivado to develop ZYNQ: ODDR_has_invalid_load: ODDR cell xxxx loads should only be an output buffer or a port, but it is driving an invalid load (one or ...; littleshrimp FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components