CAD11CG330G25AT datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> CAD11CG330G25AT

CAD11CG330G25AT: DescriptionISOLATED C NETWORK, 25V, C0G, 0.000033uF, SURFACE MOUNT, CHIP-4, CHIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size911KB，15 Pages; ManufacturerKyocera; Environmental Compliance

Download Datasheet Parametric Compare View All

CAD11CG330G25AT Overview

ISOLATED C NETWORK, 25V, C0G, 0.000033uF, SURFACE MOUNT, CHIP-4, CHIP, ROHS COMPLIANT

CAD11CG330G25AT Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Kyocera
package instruction	CHIP,
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.000033 µF
Capacitor type	ARRAY/NETWORK CAPACITOR
JESD-609 code	e3
length	1.37 mm
Manufacturer's serial number	CA
Installation features	SURFACE MOUNT
negative tolerance	2%
Network Type	ISOLATED C NETWORK
Number of components	1
Number of functions	2
Number of terminals	4
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
encapsulated code	CHIP
Package shape	RECTANGULAR PACKAGE
method of packing	TR, PAPER, 7 INCH
positive tolerance	2%
Rated (DC) voltage (URdc)	25 V
Maximum seat height	0.66 mm
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Tin (Sn)
Terminal pitch	0.64 mm
Terminal shape	WRAPAROUND
width	1 mm

CAD11CG330G25AT Related Products

	CAD11CG330G25AT	CAF12CG150K50AL	CAF12CG150K50AT	CAF12CG220K50AL	CAF12CG220K50AT	CAD11X5R105M10AT	CAF12CG221K50AL	CAD11CG330K25AL	CAD11CG101K25AT
Description	ISOLATED C NETWORK, 25V, C0G, 0.000033uF, SURFACE MOUNT, CHIP-4, CHIP, ROHS COMPLIANT	ISOLATED C NETWORK, 50V, C0G, 0.000015uF, SURFACE MOUNT, CHIP-8, CHIP, ROHS COMPLIANT	ISOLATED C NETWORK, 50V, C0G, 0.000015uF, SURFACE MOUNT, CHIP-8, CHIP, ROHS COMPLIANT	Array/Network Capacitor, 50V, C0G, 0.000022uF, Surface Mount, CHIP-8, CHIP, ROHS COMPLIANT	Array/Network Capacitor, 50V, C0G, 0.000022uF, Surface Mount, CHIP-8, CHIP, ROHS COMPLIANT	ISOLATED C NETWORK, 10V, X5R, 1uF, SURFACE MOUNT, CHIP-4, CHIP, ROHS COMPLIANT	Array/Network Capacitor, 50V, C0G, 0.00022uF, Surface Mount, CHIP-8, CHIP, ROHS COMPLIANT	ISOLATED C NETWORK, 25V, C0G, 0.000033uF, SURFACE MOUNT, CHIP-4, CHIP, ROHS COMPLIANT	ISOLATED C NETWORK, 25V, C0G, 0.0001uF, SURFACE MOUNT, CHIP-4, CHIP, ROHS COMPLIANT
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to
package instruction	CHIP,	CHIP,	CHIP,	CHIP,	CHIP,	CHIP,	CHIP,	CHIP,	CHIP,
Reach Compliance Code	compliant	compliant	compliant	compli	compli	compli	compliant	compliant	compliant
capacitance	0.000033 µF	0.000015 µF	0.000015 µF	0.000022 µF	0.000022 µF	1 µF	0.00022 µF	0.000033 µF	0.0001 µF
Capacitor type	ARRAY/NETWORK CAPACITOR	ARRAY/NETWORK CAPACITOR	ARRAY/NETWORK CAPACITOR	ARRAY/NETWORK CAPACITOR	ARRAY/NETWORK CAPACITOR	ARRAY/NETWORK CAPACITOR	ARRAY/NETWORK CAPACITOR	ARRAY/NETWORK CAPACITOR	ARRAY/NETWORK CAPACITOR
JESD-609 code	e3	e3	e3	e3	e3	e3	e3	e3	e3
length	1.37 mm	2 mm	2 mm	2 mm	2 mm	1.37 mm	2 mm	1.37 mm	1.37 mm
Manufacturer's serial number	CA	CA	CA	CA	CA	CA	CA	CA	CA
Installation features	SURFACE MOUNT	SURFACE MOUNT	SURFACE MOUNT	SURFACE MOUNT	SURFACE MOUNT	SURFACE MOUNT	SURFACE MOUNT	SURFACE MOUNT	SURFACE MOUNT
negative tolerance	2%	10%	10%	10%	10%	20%	10%	10%	10%
Network Type	ISOLATED C NETWORK	ISOLATED C NETWORK	ISOLATED C NETWORK	ISOLATED C NETWORK	ISOLATED C NETWORK	ISOLATED C NETWORK	ISOLATED C NETWORK	ISOLATED C NETWORK	ISOLATED C NETWORK
Number of components	1	1	1	1	1	1	1	1	1
Number of functions	2	4	4	4	4	2	4	2	2
Number of terminals	4	8	8	8	8	4	8	4	4
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	85 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
encapsulated code	CHIP	CHIP	CHIP	CHIP	CHIP	CHIP	CHIP	CHIP	CHIP
Package shape	RECTANGULAR PACKAGE	RECTANGULAR PACKAGE	RECTANGULAR PACKAGE	RECTANGULAR PACKAGE	RECTANGULAR PACKAGE	RECTANGULAR PACKAGE	RECTANGULAR PACKAGE	RECTANGULAR PACKAGE	RECTANGULAR PACKAGE
method of packing	TR, PAPER, 7 INCH	TR, PLASTIC, 13 INCH	TR, PAPER, 7 INCH	TR, PLASTIC, 13 INCH	TR, PAPER, 7 INCH	TR, PAPER, 7 INCH	TR, PLASTIC, 13 INCH	TR, PAPER, 13 INCH	TR, PAPER, 7 INCH
positive tolerance	2%	10%	10%	10%	10%	20%	10%	10%	10%
Rated (DC) voltage (URdc)	25 V	50 V	50 V	50 V	50 V	10 V	50 V	25 V	25 V
Maximum seat height	0.66 mm	0.95 mm	0.95 mm	0.95 mm	0.95 mm	0.9 mm	0.95 mm	0.66 mm	0.66 mm
surface mount	YES	YES	YES	YES	YES	YES	YES	YES	YES
Temperature characteristic code	C0G	C0G	C0G	C0G	C0G	X5R	C0G	C0G	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C	30ppm/Cel ppm/°C	30ppm/Cel ppm/°C	-/+30ppm/Cel ppm/°C	-/+30ppm/Cel ppm/°C	15% ppm/°C	-/+30ppm/Cel ppm/°C	-/+30ppm/Cel ppm/°C	-/+30ppm/Cel ppm/°C
Terminal surface	Tin (Sn)	Tin (Sn)	Tin (Sn)	Tin (Sn)	Tin (Sn)	Tin (Sn)	Tin (Sn)	Tin (Sn)	Tin (Sn)
Terminal pitch	0.64 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.64 mm	0.5 mm	0.64 mm	0.64 mm
Terminal shape	WRAPAROUND	WRAPAROUND	WRAPAROUND	WRAPAROUND	WRAPAROUND	WRAPAROUND	WRAPAROUND	WRAPAROUND	WRAPAROUND
width	1 mm	1.25 mm	1.25 mm	1.25 mm	1.25 mm	1 mm	1.25 mm	1 mm	1 mm
Is it lead-free?	Lead free	Lead free	Lead free	-	-	Lead free	-	Lead free	Lead free
ECCN code	EAR99	EAR99	EAR99	-	-	EAR99	-	EAR99	EAR99

Recommended Resources

Low-cost high-precision instrument amplification circuit diagram

Dual output electronic ballast circuit diagram

STK058 power amplifier circuit diagram

HT-82011 circuit

FM transmitter circuit 01

Computer motherboard circuit diagram 440GX_31

Initial hardware design, need some information about OMAPL138: Hello everyone, I am a student, and I want to design a board with OMAPL138 as the core. But the information I have is quite mixed, and there is little useful information, so I want to ask if you have ...; 流誓星空 TI Technology Forum

Live Q&A Highlights: Xilinx and Avnet focus on embedded vision applications to support artificial intelligence and assisted driving!: Live event details: https://www.eeworld.com.cn/huodong/Avnet_Xilinx_Webinar_20180510/ Click to view Live date: May 10, 2018, 10:00-11:30 a.m. Live schedule: 1. Xilinx FPGA technology solutions for ADA...; EEWORLD社区 FPGA/CPLD

[ESP32-S2-Kaluga-1 Review] 6. Packing up, the end of the LGVL lighting interface: To reply to the previous post, why the built-in symbol icon cannot be used, just select one of these four in menuconfig, the only difference is the size of the icon. In this way, you can select the WI...; RCSN Domestic Chip Exchange

Can this diagram be used in this way?: Because the IO of the microcontroller is 5V, and the sensor signal is 24V, I hope that the sensor can cut off the signal of the optocoupler while the IO controls the optocoupler. Because the IO of the...; sky999 PCB Design

About downloading programs using emulator: Question: When downloading the program using JT-LINK's SW method, what are the requirements for the high and low levels of the BOOT0 and BOOT1 pins?...; 深圳小花 MCU

Calling the Viterbi kernel: I'm working on the Viterbi decoder recently. I don't know if anyone has the manual for the viterbi core. When I call it, I get a lot of errors like Error (204009): Can't generate netlist output files ...; 'Friday Altera SoC

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components