SIP2210DMP-NK-E3 datasheet, PDF

SIP2210DMP-NK-E3: DescriptionIC VREG DUAL OUTPUT, FIXED POSITIVE LDO REGULATOR, PDSO10, 3 X 3 MM, LEAD FREE, MLP-10, Fixed Positive Multiple Output LDO Regulator; CategoryPower/power management The power supply circuit; File Size219KB，11 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

SIP2210DMP-NK-E3 Overview

IC VREG DUAL OUTPUT, FIXED POSITIVE LDO REGULATOR, PDSO10, 3 X 3 MM, LEAD FREE, MLP-10, Fixed Positive Multiple Output LDO Regulator

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Vishay
Parts packaging code	SOIC
package instruction	HVSSOF, SOLCC10,.11,20
Contacts	10
Reach Compliance Code	unknown
ECCN code	EAR99
Adjustability	FIXED
Maximum drop-back voltage 1	0.25 V
Nominal dropback voltage 1	0.24 V
Maximum drop-back voltage 2	0.42 V
Maximum absolute input voltage	7 V
Maximum input voltage	5.5 V
Minimum input voltage	2.25 V
JESD-30 code	S-PDSO-F10
JESD-609 code	e3
length	3 mm
Maximum grid adjustment rate	0.0171%
Maximum load regulation	0.04275%
Humidity sensitivity level	1
Number of functions	1
Output times	2
Number of terminals	10
Working temperatureTJ-Max	125 °C
Working temperature TJ-Min	-40 °C
Maximum output current 1	0.15 A
Maximum output current 2	0.3 A
Maximum output voltage 1	2.907 V
Minimum output voltage 1	2.793 V
Nominal output voltage 1	2.85 V
Maximum output voltage 2	2.652 V
Minimum output voltage 2	2.548 V
Nominal output voltage 2	2.6 V
Package body material	PLASTIC/EPOXY
encapsulated code	HVSSOF
Encapsulate equivalent code	SOLCC10,.11,20
Package shape	SQUARE
Package form	SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	250
Certification status	Not Qualified
Regulator type	FIXED POSITIVE MULTIPLE OUTPUT LDO REGULATOR
Maximum seat height	1 mm
surface mount	YES
technology	CMOS
Terminal surface	MATTE TIN
Terminal form	FLAT
Terminal pitch	0.5 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
Maximum voltage tolerance	2%
width	3 mm

IP core issues in ISE: Recently I downloaded a code about implementing UDP protocol with FPGA from CSDN. The board of the code is xc6slx45-2csg324, and my board model is xc3s500e-4pq208. When translating, an error message a...; Domipy FPGA/CPLD

Attenuator Specifications: The technical indicators of attenuators include: operating frequency band, attenuation, power capacity, return loss, etc.(1) Operating frequency bandThe operating frequency band of an attenuator refer...; Jacktang RF/Wirelessly

Reference book "Fundamentals of Modern Electronic Power": [:D] The reference book "Modern Electronic Power Basics" is composed of two parts....; fighting FPGA/CPLD

MicroPython MP3 Player: 1. Found an MP3 module on the InternetThis product supports TF cards. Insert the TF card and put in a few MP3s. 2. Use ESP32 to connect 16, 17 to rx and TX and connect to the power supply. Then connec...; sanxiawu MicroPython Open Source section

N methods of converting 5V to 3.3V: Today I will share with you various methods of converting 5V to 3.3V.1. Use an LDO regulator to power a 3.3V system from a 5V power supply Standard three-terminal linear regulators typically have a dr...; btty038 Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components