EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3521AI-2C13324L1.000000T

Description
LVDS Output Clock Oscillator, 1MHz Nom, QFN, 10 PIN
CategoryPassive components    oscillator   
File Size3MB,47 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT3521AI-2C13324L1.000000T Overview

LVDS Output Clock Oscillator, 1MHz Nom, QFN, 10 PIN

SIT3521AI-2C13324L1.000000T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSiTime
package instructionLCC10,.12X.2,50/40
Reach Compliance Codeunknown
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT
maximum descent time0.47 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals10
Nominal operating frequency1 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load100 OHM, 2 pF
Encapsulate equivalent codeLCC10,.12X.2,50/40
physical size5.0mm x 3.2mm x 0.9mm
longest rise time0.47 ns
Maximum slew rate80 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)

SIT3521AI-2C13324L1.000000T Preview

SiT3521
Description
PRELIMINARY
1 to 340 MHz Elite Platform™ I
2
C/SPI Programmable Oscillator
Features
The
SiT3521
is an ultra-low jitter, user programmable
oscillator which offers the system designer great flexibility
and functionality.
The device supports two in-system programming options
after powering up at a default, factory programmed startup
frequency:
Any-frequency mode where the clock output can be re-
programmed to any frequency between 1 MHz and
340 MHz in 1 Hz steps
Digitally controlled oscillator (DCO) mode where the
clock output can be steered or pulled by up to
±3200
ppm with 5 to 94 ppt (parts per trillion) resolution.
The device’s default start-up frequency is specified in the
ordering code. User programming of the device is achieved
2
2
via I C or SPI. Up to 16 I C addresses can be specified by
the user either as a factory programmable option or via
2
hardware pins, enabling the device to share the I C with
2
other I C devices.
The SiT3521 utilizes SiTime’s unique DualMEMS™
temperature sensing and TurboCompensation™ technology
to deliver exceptional dynamic performance:
Programmable frequencies (factory or via I C/SPI)
from 1 MHz to 340 MHz
2
Digital frequency pulling (DCO) via I C/SPI
Output frequency pulling with perfect pull linearity
13 programmable pull range options to
±3200
ppm
Frequency pull resolution as low as 5 ppt (0.005 ppb)
0.21 ps typical integrated phase jitter (12 kHz to 20 MHz)
Integrated LDO for on-chip power supply noise filtering
0.02 ps/mV PSNR
-40°C to 105°C operating temperature
LVPECL, LVDS, or HCSL outputs
Programmable LVPECL, LVDS Swing
LVDS Common Mode Voltage Control
RoHS and REACH compliant, Pb-free, Halogen-free
and Antimony-free
2
Applications
Resistant to airflow and thermal shock
Resistant to shock and vibration
Superior power supply noise rejection
Combined with wide frequency range and user
programmability, this device is ideal for telecom, networking
and industrial applications that require a variety of
frequencies and operate in noisy environment.
Ethernet: 1/10/40/100/400 Gbps
G.fast and xDSL
Optical Transport: SONET/SDH, OTN
Clock and data recovery
Processor over-clocking
Low jitter clock generation
Server, storage, datacenter
Test and measurement
Broadcasting
Block Diagram
Package Pinout
(10-Lead QFN, 5.0 x 3.2 mm)
O
IS
M
A/ K
SD C L
S
10
9
OE / NC
OE / NC
GND
1
2
3
4
5
8
7
6
VDD
OUT-
OUT+
A1 A0
/N /N
C/ C/
M SS
O
SI
Figure 1. SiT3521 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 14
for Pin Descriptions)
Rev 0.991
April 25, 2020
www.sitime.com
SiT3521
1 to 340 MHz Elite™ I
2
C/SPI Programmable Oscillator
Ordering Information
PRELIMINARY
SiT3521 AC -1C133 1 GG156.250000T
Part Family
“SiT3521”
12 mm Tape & Reel, 3ku reel
12 mm Tape & Reel, 1ku reel
[2]
Revision Letter
“A” is the revision of Silicon
Frequency
1.000000 to 340. 000000 MHz
Temperature Range
“C” : Extended Commercial, -20 to 70°C
“ I ” : Industrial, -40 to 85°C
“E” : Extended Industrial, -40 to 105°C
[1]
Signaling Type
“1”: LVPECL
“2”: LVDS
“4”: HCSL
DCXO Pull Range
“M”
:
“B”
:
“C”
:
“E”
:
“F”
:
“G”
:
“H”
:
“X”
:
“L”
:
“Y”
:
“S”
:
“Z”
:
“U”
:
± 25 ppm
± 50 ppm
± 80 ppm
±100 ppm
±125 ppm
±150 ppm
±200 ppm
±400 ppm
± 600 ppm
±800 ppm
±1200 ppm
±1600 ppm
±3200 ppm
Package Size
“C”: 5.0 x 3.2 mm
Frequency Stability/Grade
“F”: ±10 ppm
“1”: ±20 ppm
“2”: ±25 ppm
“3”: ±50 ppm
Serial IF mode
“S”
: SPI mode
[1]
“0-G”
: I
2
C mode (See below)
I C Factory Programmable Addresses
2
“0-F” : I C Address factory programmed
Sets Bits 3: 0 of Device I
2
C address to
the Hex value of the ordering code .
2
When the I C address is factory
programmed using these codes ,
pin A0, A1 are NC
“G”: I
2
C address controlled by A0, A1 pins
A1:A0
00
01
10
11
I
2
C Address
1100000
1100010
1101000
1101010 (default)
2
Voltage Supply
“25” :
“28” :
“30” :
“33” :
2.5V
2.8V
3.0V
3.3V
±10%
±10%
±10%
±10%
OE Pin Control
“-”: OE under software Control.
Pin 1 and 2 are both NC.
“1”: Pin 1 OE, Pin 2 NC
“2”: Pin 1 NC, Pin 2 OE
Notes:
1. -40 to 105°C option available only for I
2
C operation.
2. Bulk is available for sampling only.
Rev 0.991
Page 2 of 47
www.sitime.com
SiT3521
1 to 340 MHz Elite™ I
2
C/SPI Programmable Oscillator
TABLE OF CONTENTS
PRELIMINARY
Description ................................................................................................................................................................................... 1
Features....................................................................................................................................................................................... 1
Applications ................................................................................................................................................................................. 1
Block Diagram ............................................................................................................................................................................. 1
Ordering Information .................................................................................................................................................................... 2
1 Electrical Characteristics ......................................................................................................................................................... 4
2 Device Configurations and Pin-outs ........................................................................................................................................ 9
3 Waveform Diagrams ............................................................................................................................................................. 11
4 Termination Diagrams ........................................................................................................................................................... 13
4.1. LVPECL .................................................................................................................................................................... 13
4.2. LVDS ........................................................................................................................................................................ 15
4.3. HCSL ........................................................................................................................................................................ 16
5 Test Circuit Diagrams ........................................................................................................................................................... 17
6 Architecture Overview ........................................................................................................................................................... 19
7 Functional Overview ............................................................................................................................................................. 19
7.1. User Programming Interface ..................................................................................................................................... 19
7.2. Start-up output frequency and signaling types .......................................................................................................... 19
7.3. In-system programmable options.............................................................................................................................. 19
8 In-system Programmable Functional Description.................................................................................................................. 20
8.1. Any-frequency function ............................................................................................................................................. 20
8.2. DCO Functional Description ..................................................................................................................................... 24
8.3. Pull Range, Absolute Pull Range .............................................................................................................................. 26
8.4. Software OE Functional Description ......................................................................................................................... 28
2
9 I C/SPI Control Registers...................................................................................................................................................... 29
9.1. Register Address: 0x00. DCO Frequency Control Least Significant Word (LSW) .................................................... 29
9.2. Register Address: 0x01. OE Control, DCO Frequency Control Most Significant Word (MSW) ................................. 30
9.3. Register Address: 0x02. DCO PULL RANGE CONTROL ........................................................................................ 31
9.4. Register Address: 0x03. Flac-N PLL Integer Value and Flac-N PLL Fraction MSW ................................................. 32
9.5. Register Address: 0x04. Flac-N PLL Fraction LSW .................................................................................................. 32
9.6. Register Address: 0x05. PostDiv, Driver Control ...................................................................................................... 33
9.7. Register Address: 0x06. mDriver, Driver Control ...................................................................................................... 34
2
10 I C Operation ........................................................................................................................................................................ 35
2
10.1. I C protocol ............................................................................................................................................................... 35
2
10.2. I C Timing Specification ............................................................................................................................................ 37
2
10.3. I C Device Address Modes ....................................................................................................................................... 38
11 SPI Operation ....................................................................................................................................................................... 39
Schematic Examples ................................................................................................................................................................. 42
Dimensions and Patterns ........................................................................................................................................................... 45
Additional Information ................................................................................................................................................................ 46
Revision History ......................................................................................................................................................................... 47
Rev 0.991
Page 3 of 47
www.sitime.com
SiT3521
1 to 340 MHz Elite™ I
2
C/SPI Programmable Oscillator
1 Electrical Characteristics
PRELIMINARY
All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage with
standard output terminations shown in the termination diagrams. Typical values are at 25°C and nominal supply voltage.
Table 1. Electrical Characteristics – Common to LVPECL, LVDS and HCSL
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
1
-10
-20
-25
-50
First Year Aging
Operating Temperature Range
F_1y
T_use
-20
-40
-40
Supply Voltage
Vdd
2.97
2.7
2.52
2.25
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
Duty Cycle
Start-up Time
Output Enable/Disable Time –
Hardware control via OE pin
Output Enable/Disable Time –
Software control via I
2
C/SPI
VIH
VIL
Z_in
DC
T_start
T_oe_hw
70%
45
Typ.
±1
3.3
3.0
2.8
2.5
100
Max.
340
+10
+20
+25
+50
+70
+85
+105
Supply Voltage
3.63
3.3
3.08
2.75
30%
55
3.0
3.8
V
V
V
V
Vdd
Vdd
%
ms
µs
Measured from the time Vdd reaches its rated minimum value
Measured from the time OE pin reaches rated VIH and VIL to
the time clock pins reach 90% of swing and high-Z.
See
Figure 9
and
Figure 10
Measured from the time the last byte of command is
transmitted via I
2
C/SPI (reg1) to the time clock pins reach 90%
of swing and high-Z. See
Figure 30
and
Figure 31
OE pin
OE pin
OE pin, logic high or logic low
Unit
MHz
ppm
ppm
ppm
ppm
ppm
°C
°C
°C
1 -year aging at 25°C
Extended Commercial
Industrial
Extended Industrial. Available only for I C operation, not SPI.
2
st
Condition
Factory or user programmable, accurate to 6 decimal places
Inclusive of initial tolerance, operating temperature, rated
power supply voltage and load variations.
Frequency Range
Frequency Stability
Temperature Range
Input Characteristics – OE Pin
Output Characteristics
Startup and Output Enable/Disable Timing
T_oe_sw
6.5
µs
Rev 0.991
Page 4 of 47
www.sitime.com
SiT3521
1 to 340 MHz Elite™ I
2
C/SPI Programmable Oscillator
Table 2. Electrical Characteristics – LVPECL Specific
Parameter
Symbol
Min.
Typ.
Max.
Unit
PRELIMINARY
Condition
Current Consumption
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Maximum Output Current
Idd
I_OE
I_leak
I_driver
0.15
89
58
32
mA
mA
A
mA
Excluding Load Termination Current, Vdd = 3.3V or 2.5V
OE = Low
OE = Low
Maximum average current drawn from OUT+ or OUT-
Output Characteristics
Output High Voltage
Output Low Voltage
Output Differential Voltage Swing
Rise/Fall Time
VOH
VOL
V_Swing
Tr, Tf
Vdd - 1.1V
Vdd - 1.9V
1.2
1.6
225
Vdd - 0.7V
Vdd - 1.5V
2.0
290
Jitter
RMS Phase Jitter (random) –
DCO Mode Only
T_phj
RMS Phase Jitter (random) –
Any-frequency Mode Only
T_phj
RMS Period Jitter
[3]
Note:
3. Measured according to JESD65B.
T_jitt
0.225
0.1
0.225
0.11
1
0.340
0.14
0.340
0.15
1.6
ps
ps
ps
ps
ps
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels
f = 156.25, IEEE802.3-2005 10 GbE jitter mask integration
bandwidth = 1.875 MHz to 20 MHz, all Vdd levels
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels
f = 156.25, IEEE802.3-2005 10 GbE jitter mask integration
bandwidth = 1.875 MHz to 20 MHz, all Vdd levels
f = 100, 156.25 or 212.5 MHz, Vdd = 3.3V or 2.5V
V
V
V
ps
See
Figure 5
See
Figure 5
See
Figure 6
20% to 80%, see
Figure 6
Table 3. Electrical Characteristics – LVDS Specific
Parameter
Symbol
Min.
Typ.
Max.
Unit
Condition
Current Consumption
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Idd
I_OE
I_leak
0.15
80
61
mA
mA
A
Excluding Load Termination Current, Vdd = 3.3V or 2.5V
OE = Low
OE = Low
Output Characteristics
Differential Output Voltage
Delta VOD
Offset Voltage
Delta VOS
Rise/Fall Time
VOD
ΔVOD
VOS
ΔVOS
Tr, Tf
250
1.125
400
455
50
1.375
50
470
Jitter
RMS Phase Jitter (random) –
DCO Mode Only
T_phj
RMS Phase Jitter (random) –
Any-frequency Mode Only
T_phj
RMS Period Jitter
[4]
Note:
4. Measured according to JESD65B.
T_jitt
0.21
0.1
0.21
0.1
1
0.275
0.12
0.367
0.12
1.6
ps
ps
ps
ps
ps
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels
f = 156.25, IEEE802.3-2005 10 GbE jitter mask integration
bandwidth = 1.875 MHz to 20 MHz, all Vdd levels
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels
f = 156.25, IEEE802.3-2005 10 GbE jitter mask integration
bandwidth = 1.875 MHz to 20 MHz, all Vdd levels
f = 100, 156.25 or 212.5 MHz, Vdd = 3.3V or 2.5V
mV
mV
V
mV
ps
f = 156.25MHz See
Figure 7
See
Figure 7
See
Figure 7
See
Figure 7
Measured with 2 pF capacitive loading to GND, 20% to 80%,
see
Figure 8
Rev 0.991
Page 5 of 47
www.sitime.com
How to Meet the Testing Challenges of Multi-Antenna Systems
With the rapid growth of applications with higher data rates such as 5G, wireless systems are faced with the requirements of wider bandwidth and wider network coverage. Multi-antenna technologies, suc...
btty038 RF/Wirelessly
A beginner was trapped by the garbage code of the development board for a whole night
I am using the AX309 development board from Heijin and I am a beginner in FPGA. Today I simulated the serial port routine in their tutorial. First, I had a problem simulating a simple clock divider mo...
lingking FPGA/CPLD
SinlinxA33 development board Linux platform bus device driver
1. What is the platform bus? [/size][/font][/color][/size][/font][/color][/align][align=left][color=#333333][font=微软雅黑][size=18px][color=rgb(94, 94, 94)][font=Verdana, Helvetica, Arial][size=13px]Comp...
babyking Embedded System
MSP430 MCU application of timer, PWM, comparator
[size=4]1. The timer uses two modes: query and interrupt. Most logic chips have the ability to output 0 more than the ability to output 1. [/size] [size=4] [/size] [size=4](1) Query mode: TMSEL determ...
fish001 Microcontroller MCU
I need help. I am using AD17 to learn how to draw a 4-layer board. Is there any good teaching guide?
As the title says, I hope you experts can help me....
Gcsltb PCB Design
Also on the G-question of the electronic competition
This year's competition question G requires you to build a transceiver. This post will analyze some of the difficulties. There are two difficulties in question G: The first is to transmit two voice si...
gmchen Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号