GSX-533/222DF15.99MHZ datasheet, PDF

GSX-533/222DF15.99MHZ: DescriptionParallel - Fundamental Quartz Crystal, 15.99MHz Nom, ROHS COMPLIANT, ULTRA MINIATURE, CERAMIC PACKAGE-4; CategoryPassive components Crystal/resonator; File Size142KB，2 Pages; ManufacturerGolledge Electronics; Websitehttp://www.golledge.com/; Environmental Compliance

Download Datasheet Parametric View All

GSX-533/222DF15.99MHZ Overview

Parallel - Fundamental Quartz Crystal, 15.99MHz Nom, ROHS COMPLIANT, ULTRA MINIATURE, CERAMIC PACKAGE-4

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Golledge Electronics
package instruction	ROHS COMPLIANT, ULTRA MINIATURE, CERAMIC PACKAGE-4
Reach Compliance Code	compliant
Other features	TAPE AND REEL; BULK
Ageing	1 PPM/FIRST YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	10 µW
frequency stability	0.002%
frequency tolerance	20 ppm
JESD-609 code	e4
load capacitance	16 pF
Manufacturer's serial number	GSX-533
Installation features	SURFACE MOUNT
Nominal operating frequency	15.99 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
physical size	L5.1XB3.3XH0.9 (mm)/L0.201XB0.13XH0.035 (inch)
Series resistance	50 Ω
surface mount	YES
Terminal surface	Gold (Au)

【GD32E231_DIY】-05: HMI program architecture: [i=s]This post was last edited by sf116 on 2019-5-21 21:14[/i] This system uses Guangzhou Dacai serial port screen, and is slightly modified based on the official program framework.The following is th...; sf116 GD32 MCU

Problem calling EPwm1Regs.TBCTR value: [color=#555555][font="][size=14px]I would like to ask: When JU=EPwm1Regs.TBCTR;, why does the JU obtained always change between 100 and 101, instead of being equal to the value of EPwm1Regs.TBCTR chan...; lzx_18570633112 DSP and ARM Processors

[Rawpixel RVB2601 development board trial experience] 4. General hardware timer test: 4. General Hardware Timer TestWhen using an operating system, if some tasks are performed in a software dead-wait manner, the system efficiency will inevitably be affected. Therefore, some slow period...; gs001588 XuanTie RISC-V Activity Zone

Ask a question about Verilog: I am a FPGA newbie, and now I have a Verilog question I would like to ask For example, there is an input data input [16:0] REG For ease of use, I now want to disassemble REG, such as a = REG[16:8]; b ...; littleshrimp FPGA/CPLD

Analog Reflection Topology Building Blocks for: The synthesis and realization of an analog-phaseshifter, delay line, attenuator, and group delay synthesizer-arepresented. These variable control devices are all implementedusing the same generic sing...; JasonYoo Industrial Control Electronics

Share MODBUS examples based on MSP430: This is the source code of the original author of tsg9456 in actual application, I hope it can help everyoneRun codeCopy code#include "synth.h"//-------------------------------------------------------...; 火辣西米秀 Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components