CA91C042-33CB datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> CA91C042-33CB

CA91C042-33CB: DescriptionVME Bus Controller, CMOS, CBGA324, CERAMIC, BGA-324; CategoryThe embedded processor and controller Microcontrollers and processors; File Size3MB，306 Pages; ManufacturerTundra Semiconductor Corp

Download Datasheet Parametric Compare View All

CA91C042-33CB Overview

VME Bus Controller, CMOS, CBGA324, CERAMIC, BGA-324

CA91C042-33CB Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Tundra Semiconductor Corp
package instruction	CERAMIC, BGA-324
Reach Compliance Code	unknown
Address bus width	64
Bus compatibility	PCI
maximum clock frequency	64 MHz
Maximum data transfer rate	70 MBps
Drive interface standards	ANSI VME64
External data bus width	64
JESD-30 code	S-CBGA-B324
JESD-609 code	e0
length	21 mm
Number of terminals	324
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	BGA
Encapsulate equivalent code	BGA324,20X20,40
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
Maximum seat height	3.5 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	21 mm
uPs/uCs/peripheral integrated circuit type	BUS CONTROLLER, VME

CA91C042-33CB Preview

The information in this document is subject to change without notice and should not be construed as a

commitment by Newbridge Microsystems. While reasonable precautions have been taken, Newbridge

Microsystems assumes no responsibility for any errors that may appear in this document.

No part of this document may be copied or reproduced in any form or by any means without the prior written

consent of Newbridge Microsystems.

The acceptance of this document will be construed as an acceptance of the foregoing conditions.

Openbus™ Interface Components - Universe User Manual

Document: 891042.MD300.05

Printed in Canada

® BI-mode is a registered trademark of DY-4 Systems Inc., denoting the Bus Isolation mode

Table of Contents

General Information ............................................................................................ 1-1

1.1

1.2

1.3

1.4

Introduction............................................................................................. 1-1

Product Overview ................................................................................... 1-1

Using This Document ............................................................................. 1-3

Conventions ............................................................................................ 1-4

1.4.1

1.4.2

1.4.3

Signals .................................................................................... 1-4

Symbols.................................................................................. 1-4

Terminology ........................................................................... 1-4

Functional Description......................................................................................... 2-1

2.1

Architectural Overview........................................................................... 2-1

2.1.1

2.1.1.1

2.1.1.2

2.1.2

2.1.2.1

2.1.2.2

2.1.3

2.1.3.1

2.1.3.2

2.1.4

2.2

2.2.1

2.2.1.1

2.2.1.2

2.2.1.3

2.2.2

2.2.2.1

2.2.2.2

VMEbus Interface ................................................................. 2-3

Universe as VMEbus Slave ............................................ 2-3

Universe as VMEbus Master .......................................... 2-3

PCI Bus Interface ................................................................... 2-4

Universe as PCI Slave..................................................... 2-4

Universe as PCI Master .................................................. 2-4

Interrupter and Interrupt Handler ........................................... 2-4

Interrupter ....................................................................... 2-4

VMEbus Interrupt Handling ........................................... 2-5

DMA Controller ..................................................................... 2-5

VMEbus Requester ................................................................ 2-6

Internal Arbitration for VMEbus Requests..................... 2-6

Request Modes................................................................ 2-7

VMEbus Release............................................................. 2-8

Universe as VME Master ....................................................... 2-9

Addressing Capabilities .................................................. 2-9

Data Transfer Capabilities ............................................ 2-10

VMEbus Interface ................................................................................... 2-6

This document was created with FrameMaker 4.0.4

2.2.2.3

2.2.3

2.2.3.1

2.2.3.2

2.2.3.3

2.2.3.4

2.2.3.5

2.2.3.6

2.2.3.7

2.2.4

2.2.4.1

2.2.4.2

2.2.5

2.2.5.1

2.2.5.2

2.2.6

2.2.6.1

2.2.6.2

2.2.6.3

2.2.6.4

2.2.7

2.3

2.3.1

2.3.1.1

2.3.1.2

2.3.1.3

2.3.1.4

2.3.1.5

2.3.1.6

2.3.2

2.3.2.1

Cycle Terminations ....................................................... 2-12

Universe as VME Slave ....................................................... 2-12

Coupled Transfers ......................................................... 2-13

Posted Writes ................................................................ 2-14

Prefetched Block Reads ................................................ 2-16

VMEbus Lock Commands............................................ 2-18

VMEbus Read Modify Writes ...................................... 2-18

DTACK* Rescinding.................................................... 2-19

VMEbus Configuration ........................................................ 2-19

First Slot Detector ......................................................... 2-19

VMEbus Register Access at Power-up ......................... 2-19

Automatic Slot Identification ............................................... 2-20

Auto Slot ID: VME64 Specified................................... 2-20

Auto-ID: A Proprietary Tundra Method ....................... 2-21

System Controller Functions................................................ 2-22

System Clock Driver..................................................... 2-22

VMEbus Arbiter............................................................ 2-23

IACK Daisy-Chain Driver Module............................... 2-23

VMEbus Time-out ........................................................ 2-24

BI-Mode

®..................................................................................................

2-24

PCI Cycles - Overview......................................................... 2-25

32-Bit Versus 64-Bit PCI.............................................. 2-25

PCI Bus Request ........................................................... 2-26

Address Phase ............................................................... 2-26

Data Transfer ................................................................ 2-28

Termination Phase ........................................................ 2-28

Parity Checking............................................................. 2-29

Universe as PCI Master........................................................ 2-30

PCI Burst Transfers....................................................... 2-31

PCI Bus Interface .................................................................................. 2-25

2.3.2.2

2.3.2.3

2.3.3

2.3.3.1

2.3.3.2

2.3.3.3

2.3.3.4

2.3.3.5

2.3.3.6

2.4

2.4.1

2.4.1.1

2.4.1.2

2.4.1.3

2.4.2

2.4.2.1

2.4.2.2

2.4.2.3

2.4.3

2.5

2.5.1

2.5.2

2.5.2.1

2.5.2.2

2.5.2.3

2.5.2.4

2.6

2.6.1

2.6.2

2.6.3

Termination................................................................... 2-32

Parity ............................................................................. 2-33

Universe as PCI Slave .......................................................... 2-33

Data Transfer ................................................................ 2-34

Coupled Transfers......................................................... 2-37

Posted Writes ................................................................ 2-38

RMW and ADOH Cycles ............................................. 2-40

Exclusive Accesses ....................................................... 2-41

Terminations ................................................................. 2-43

VME Slave Images .............................................................. 2-44

VMEbus Fields ............................................................. 2-45

PCI Bus Fields .............................................................. 2-45

Control Fields................................................................ 2-46

PCI Bus Slave Images .......................................................... 2-47

PCI Bus Fields .............................................................. 2-48

VMEbus Fields ............................................................. 2-48

Control Fields................................................................ 2-49

Special PCI Slave Image ...................................................... 2-49

Coupled Cycles .................................................................... 2-52

Decoupled Transactions ....................................................... 2-52

Posted Writes ................................................................ 2-52

Prefetched Reads........................................................... 2-54

DMA Errors .................................................................. 2-54

Parity Errors .................................................................. 2-55

The Interrupt Channel .......................................................... 2-56

PCI Interrupt Generation...................................................... 2-57

VMEbus Interrupt Generation.............................................. 2-59

Slave Image Programming.................................................................... 2-44

Bus Error Handling ............................................................................... 2-52

Interrupter.............................................................................................. 2-56

iii

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

CA91C042-33CB Related Products

	CA91C042-33CB	CA91C042-33CE
Description	VME Bus Controller, CMOS, CBGA324, CERAMIC, BGA-324	VME Bus Controller, CMOS, PBGA313, PLASTIC, BGA-313
Is it Rohs certified?	incompatible	incompatible
Maker	Tundra Semiconductor Corp	Tundra Semiconductor Corp
package instruction	CERAMIC, BGA-324	PLASTIC, BGA-313
Reach Compliance Code	unknown	unknown
Address bus width	64	64
Bus compatibility	PCI	PCI
maximum clock frequency	64 MHz	64 MHz
Maximum data transfer rate	70 MBps	70 MBps
Drive interface standards	ANSI VME64	ANSI VME64
External data bus width	64	64
JESD-30 code	S-CBGA-B324	S-PBGA-B313
JESD-609 code	e0	e0
length	21 mm	35 mm
Number of terminals	324	313
Maximum operating temperature	70 °C	70 °C
Package body material	CERAMIC, METAL-SEALED COFIRED	PLASTIC/EPOXY
encapsulated code	BGA	BGA
Encapsulate equivalent code	BGA324,20X20,40	BGA313,25X25,50
Package shape	SQUARE	SQUARE
Package form	GRID ARRAY	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED
power supply	5 V	5 V
Certification status	Not Qualified	Not Qualified
Maximum seat height	3.5 mm	2.63 mm
Maximum supply voltage	5.5 V	5.5 V
Minimum supply voltage	4.5 V	4.5 V
Nominal supply voltage	5 V	5 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	BALL	BALL
Terminal pitch	1 mm	1.27 mm
Terminal location	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED
width	21 mm	35 mm
uPs/uCs/peripheral integrated circuit type	BUS CONTROLLER, VME	BUS CONTROLLER, VME

Recommended Resources

Electric hoist control circuit

Simple buzzer circuit 1b

Different grounding system circuit diagrams for different power systems

DC motor energy consumption braking circuit_2

Pulse sequence detector circuit diagram

Using light-emitting diodes to decorate the circuit of an electric fan

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components