High-Performance
TTL and FAST Delay Lines
n
5 to 500 ns delays available.
n
Five equal taps in 20% increments of total delay.
n
Lumped constant, active series.
n
Transfer-molded packaging for highest reliability.
n
Available in low profile, .250 inch high military (MX) series for
delays up to 100 ns – contact factory.
n
Temperature coefficient + 2 ns or + 2% (whichever is greater) at
maximum delay, 0 to 70
o
C.
n
Designed for leading edge timing. Trailing edge timing available.
n
Compatible with Schottky TTL, FACT, ALS, and AS circuits.
n
Military models with temperature range -55 to +125
o
C and ceramic
package IC. Add suffix “M” to part number.
n
Military models as above, but with ceramic package IC screened to
MIL-STD 883C. Add suffix “MX” to part number.
n
Military models as “MX” above, but with in-house burn-in and
thermal shock, add suffix “MY”.
n
10-tap models available, contact factory for details.
TTLDL and
FSTDL
14-pin DIP
HIGH PERFORMANCE 5-TAP TTL DELAY MODULES
TAP D ELA YS (ns)
PAR T N O.
ALL TAPS
T
D
1
D
TTLDL025
TTLDL050
TTLDL075
TTLDL100
TTLDL125
TTLDL150
TTLDL200
TTLDL250
TTLDL500
5.0
10.0
15.0
20.0
25.0
30.0
40.0
50.0
100.0
T
D
2
D
10.0
20.0
30.0
40.0
50.0
60.0
80.0
100.0
200.0
T
D
3
D
15.0
30.0
45.0
60.0
75.0
90.0
120.0
150.0
300.0
T
D
4
D
20.0
40.0
60.0
80.0
100.0
120.0
160.0
200.0
400.0
T
D
5
D
25.0
50.0
75.0
100.0
125.0
150.0
200.0
250.0
500.0
T
RO
RO
2.0
2.0
2.0
2.0
2.0
2.0
2.0
2.0
2.0
T
FO
FO
2.0
2.0
2.0
2.0
2.0
5.0
5.0
5.0
9.0
For TTL delay
lines qualified
to MIL-D-83532,
refer to PSC
information
sheet entitled
“QPL Active
Delay Lines.”
Delay Characteristics measured at Vcc = 5.0V, 25
o
C, with 15 pf load per tap @ 1.5V level.
Delay Tolerance +1.5 ns or 5%, whichever is greater.
Rise time measured @ 0.8V to 2.0V levels.
For minimum input pulse width -- contact factory. Designs with pulse widths of less than
15% of delay are available.
TWO PEARL BUCK COURT
l
BRISTOL, PA 19007-6812
l
TEL 215-781-6400
l
FAX 215-781-6403
l
www.pulsespecialty.com
HIGH PERFORMANCE 5-TAP FAST DELAY MODULES
TAP D ELA YS (ns)
PAR T N O.
ALL TAPS
T
D
1
D
FST DL025
FST DL050
FST DL075
FST DL100
FST DL125
FST DL150
FST DL200
FST DL250
FST DL500
5.0
10.0
15.0
20.0
25.0
30.0
40.0
50.0
100.0
T
D
2
D
10.0
20.0
30.0
40.0
50.0
60.0
80.0
100.0
200.0
T
D
3
D
15.0
30.0
45.0
60.0
75.0
90.0
120.0
150.0
300.0
T
D
4
D
20.0
40.0
60.0
80.0
100.0
120.0
160.0
200.0
400.0
T
D
5
D
25.0
50.0
75.0
100.0
125.0
150.0
200.0
250.0
500.0
T
RO
RO
2.0
2.0
2.0
2.0
2.0
2.0
2.0
2.0
2.0
T
FO
FO
2.0
2.0
2.0
2.0
2.0
5.0
5.0
5.0
9.0
TTLDL and
FSTDL
14-pin DIP
Delay Characteristics measured at Vcc = 5.0V, 25
o
C, with 15 pf load per tap @ 1.5V level.
Delay Tolerance +1.5 ns or 5%, whichever is greater.
Rise time measured @ 0.8V to 2.0V levels.
For minimum input pulse width -- contact factory. Designs with pulse widths of less than
15% of delay are available.
SCHEMATIC
MECHANICAL OUTLINE
Notes
n
Only the pins specified in the schematics
are provided with each package.
n
Pin numbers shown are for reference only
and are not necessarily marked on unit.
n
Lead material is electro tin plated
(alloy 42) or solder dipped.
n
All specifications are subject to change
without notice.
TWO PEARL BUCK COURT
l
BRISTOL, PA 19007-6812
l
TEL 215-781-6400
l
FAX 215-781-6403
l
www.pulsespecialty.com
京公网安备 11010802033920号
EEWORLD
