SDC-14566-832W datasheet, PDF - EEWORLD Datasheet

SDC-14566-832W: DescriptionSynchro or Resolver to Digital Converter, Hybrid, 1.900 X 0.780 INCH, 0.210 INCH HEIGHT, DOUBLE WIDTH, KOVAR, DIP-36; CategoryAnalog mixed-signal IC converter; File Size517KB，17 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

SDC-14566-832W Overview

Synchro or Resolver to Digital Converter, Hybrid, 1.900 X 0.780 INCH, 0.210 INCH HEIGHT, DOUBLE WIDTH, KOVAR, DIP-36

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Data Device Corporation
Parts packaging code	DIP
package instruction	1.900 X 0.780 INCH, 0.210 INCH HEIGHT, DOUBLE WIDTH, KOVAR, DIP-36
Contacts	36
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	BUILT-IN-TEST; PROGRAMMABLE RESOLUTION; ALSO REQUIRES A +5V NOMINAL SUPPLY
Maximum analog input voltage	11.8 V
Maximum angular accuracy	4.3 arc min
Converter type	SYNCHRO OR RESOLVER TO DIGITAL CONVERTER
JESD-30 code	R-XDIP-P36
JESD-609 code	e0
length	48.13 mm
Maximum negative supply voltage	-15.75 V
Minimum negative supply voltage	-14.25 V
Nominal negative supply voltage	-15 V
Number of digits	16
Number of functions	1
Number of terminals	36
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	UNSPECIFIED
encapsulated code	QIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Filter level	MIL-PRF-38534
Maximum seat height	5.69 mm
Signal/output frequency	1000 Hz
Maximum supply voltage	15.75 V
Minimum supply voltage	14.25 V
Nominal supply voltage	15 V
surface mount	NO
technology	HYBRID
Temperature level	COMMERCIAL
Terminal surface	TIN LEAD
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Maximum tracking rate	2.5 rps
width	15.24 mm

How TI designs several key issues of USB protocol interface: [i=s]This post was last edited by qwqwqw2088 on 2020-8-24 09:56[/i]Designing a system that uses high-speed signals for data transfer can sometimes be difficult, especially when there are so many commu...; qwqwqw2088 Analogue and Mixed Signal

nios data transmission problem: [backcolor=rgb(238, 238, 238)][font=Tahoma, Helvetica, SimSun, sans-serif]I am learning nios recently. I want to know how to use avalon protocol to transmit between nios and other FPGA logic circuits ...; yym86202 FPGA/CPLD

Convert brd file to PCB that can be opened by AD09: Convert brd file to PCB that can be opened by AD09...; hanliuyi1992061 PCB Design

Historical evolution, applications, and security requirements of the Internet of Things: There is no doubt that security is a big issue in IoT and is gaining more and more attention. Due to limited space and the author’s knowledge, we only focus on the basic security requirements of IoT a...; ohahaha RF/Wirelessly

A backup power solution for network video recording/digital video recorder systems: Author: Frank, Xiao Figure 1 is a simple security system block diagram, which is mainly divided into front-end products and back-end products. The back-end product NVR (Network Video Record) is connec...; alan000345 Analogue and Mixed Signal

The embedded operating systems I have come into contact with: [i=s]This post was last edited by freebsder on 2019-11-21 09:22[/i]I hadn’t planned to write it, but EE is my favorite, and I lose my dignity when someone calls me Taoist priest.What embedded operatin...; freebsder Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components