D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
CMOS Low Voltage
2 Ω SPST Switches
ADG701/ADG702
FEATURES
1.8 V to 5.5 V single supply
2 Ω (typical) on resistance
Low on resistance flatness
–3 dB bandwidth > 200 MHz
Rail-to-rail operation
Fast switching times
t
ON
18 ns
t
OFF
12 ns
Typical power consumption < 0.01 μW
TTL/CMOS-compatible
FUNCTIONAL BLOCK DIAGRAM
ADG701
S
D
S
ADG702
D
IN
IN
00039-001
SWITCHES SHOWN FOR A LOGIC 1 INPUT
Figure 1.
APPLICATIONS
Battery-powered systems
Communications systems
Sample-and-hold systems
Audio signal routing
Video switching
Mechanical reed relay replacement
GENERAL DESCRIPTION
The ADG701/ADG702 are monolithic CMOS SPST switches.
These switches are designed on an advanced submicron process
that provides low power dissipation yet high switching speed,
low on resistance, and low leakage currents. In addition, −3 dB
bandwidths of greater than 200 MHz can be achieved.
The ADG701/ADG702 can operate from a single 1.8 V to 5.5 V
supply, making it ideal for use in battery-powered instruments
and with the new generation of DACs and ADCs from Analog
Devices, Inc.
Figure 1 shows that with a logic input of 1, the switch of the
ADG701 is closed and that of the ADG702 is open. Each switch
conducts equally well in both directions when on.
The ADG701/ADG702 are available in 5-lead SOT-23, 6-lead
SOT-23, and 8-lead MSOP packages.
PRODUCT HIGHLIGHTS
1.
1.8 V to 5.5 V Single-Supply Operation.
The ADG701/ADG702 offer high performance, including
low on resistance and fast switching times, and are fully
specified and guaranteed with 3 V and 5 V supply rails.
Very Low R
ON
(3 Ω Maximum at 5 V, 5 Ω Maximum at 3 V).
At 1.8 V operation, R
ON
is typically 40 Ω over the tempera-
ture range.
On Resistance Flatness R
FLAT(ON)
(1 Ω Maximum).
−3 dB Bandwidth > 200 MHz.
Low Power Dissipation.
CMOS construction ensures low power dissipation.
Fast t
ON
/t
OFF
.
2.
3.
4.
5.
6.
Table 1. Related Devices
Part No.
ADG701L/ADG702L
Description
Low voltage 2 Ω SPST switches
with guaranteed leakage
specifications
Rev. C
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
© 2006 Analog Devices, Inc. All rights reserved.
ADG701/ADG702
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications....................................................................................... 1
Functional Block Diagram .............................................................. 1
General Description ......................................................................... 1
Product Highlights ........................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Absolute Maximum Ratings............................................................ 5
ESD Caution.................................................................................. 5
Pin Configurations and Function Descriptions ........................... 6
Typical Performance Characteristics ..............................................7
Terminology .......................................................................................8
Test Circuits........................................................................................9
Applications Information .............................................................. 10
ADG701/ADG702 Supply Voltages......................................... 10
Bandwidth ................................................................................... 10
Off Isolation ................................................................................ 10
Outline Dimensions ....................................................................... 11
Ordering Guide .......................................................................... 12
REVISION HISTORY
7/06—Rev. B to Rev. C
Changes to Product Highlights....................................................... 1
Added Table 1.................................................................................... 1
Changes to Table 2............................................................................ 3
Changes to Table 3............................................................................ 4
Added Pb-Free Reflow Soldering to Absolute Maximum Ratings ..5
Changes to Ordering Guide .......................................................... 13
6/04—Rev. A to Rev. B
Updated Format..................................................................Universal
Added 5-Lead SOT-23 Package ........................................Universal
Updated Outline Dimensions ....................................................... 10
Changes to Ordering Guide .......................................................... 11
8/98—Rev. 0 to Rev. A
Rev. C | Page 2 of 12
ADG701/ADG702
SPECIFICATIONS
V
DD
= 5 V ± 10%, GND = 0 V. Temperature range for B version is −40°C to +85°C, unless otherwise noted.
Table 2.
B Version
–40°C to
+85°C
0 V to V
DD
2
3
0.5
4
1.0
LEAKAGE CURRENTS
Source OFF Leakage, I
S
(OFF)
Drain OFF Leakage, I
D
(OFF)
Channel ON Leakage, I
D
, I
S
(ON)
DIGITAL INPUTS
Input High Voltage, V
INH
Input Low Voltage, V
INL
Input Current
I
INL
or I
INH
DYNAMIC CHARACTERISTICS
t
ON
t
OFF
Charge Injection
Off Isolation
Bandwidth –3 dB
C
S
(OFF)
C
D
(OFF)
C
D
, C
S
(ON)
POWER REQUIREMENTS
I
DD
1
Parameter
ANALOG SWITCH
Analog Signal Range
On Resistance (R
ON
)
On Resistance Flatness (R
FLAT(ON)
)
+25°C
Unit
V
Ω typ
Ω max
Ω typ
Ω max
nA typ
nA typ
nA typ
Test Conditions/Comments
V
S
= 0 V to V
DD
, I
S
= –10 mA; Figure 11
V
S
= 0 V to V
DD
, I
S
= –10 mA
V
DD
= 5.5 V
V
S
= 4.5 V/1 V, V
D
= 1 V/4.5 V; Figure 12
V
S
= 4.5 V/1 V, V
D
= 1 V/4.5 V; Figure 12
V
S
= V
D
= 1 V, or 4.5 V; Figure 13
±0.01
±0.01
±0.01
2.4
0.8
0.005
±0.1
12
18
8
12
5
–55
–75
200
17
17
38
V min
V max
μA typ
μA max
ns typ
ns max
ns typ
ns max
pC typ
dB typ
dB typ
MHz typ
pF typ
pF typ
pF typ
V
IN
= V
INL
or V
INH
R
L
= 300 Ω, C
L
= 35 pF
V
S
= 3 V; Figure 14
R
L
= 300 Ω, C
L
= 35 pF
V
S
= 3 V; Figure 14
V
S
= 2 V, R
S
= 0 Ω, C
L
= 1 nF; Figure 15
R
L
= 50 Ω, C
L
= 5 pF, f = 10 MHz
R
L
= 50 Ω, C
L
= 5 pF, f = 1 MHz; Figure 16
R
L
= 50 Ω, C
L
= 5 pF; Figure 17
V
DD
= 5.5 V
Digital inputs = 0 V or 5 V
0.001
1.0
μA typ
μA max
1
Guaranteed by design, not subject to production test.
Rev. C | Page 3 of 12
ADG701/ADG702
V
DD
= 3 V ± 10%, GND = 0 V. Temperature range for B version is −40°C to +85°C, unless otherwise noted.
Table 3.
B Version
−40°C to
+85°C
0 V to V
DD
3.5
5
1.5
±0.01
±0.01
±0.01
2.0
0.4
0.005
±0.1
DYNAMIC CHARACTERISTICS
1
t
ON
t
OFF
Charge Injection
Off Isolation
Bandwidth −3 dB
C
S
(OFF)
C
D
(OFF)
C
D
, C
S
(ON)
POWER REQUIREMENTS
I
DD
14
20
8
13
4
−55
−75
200
17
17
38
6
Parameter
ANALOG SWITCH
Analog Signal Range
On Resistance (R
ON
)
On Resistance Flatness (R
FLAT(ON)
)
LEAKAGE CURRENTS
Source OFF Leakage I
S
(OFF)
Drain OFF Leakage I
D
(OFF)
Channel ON Leakage I
D
, I
S
(ON)
DIGITAL INPUTS
Input High Voltage, V
INH
Input Low Voltage, V
INL
Input Current
I
INL
or I
INH
+25°C
Unit
V
Ω typ
Ω max
Ω typ
nA typ
nA typ
nA typ
V min
V max
μA typ
μA max
ns typ
ns max
ns typ
ns max
pC typ
dB typ
dB typ
MHz typ
pF typ
pF typ
pF typ
Test Conditions/Comments
V
S
= 0 V to V
DD
, I
S
= −10 mA; Figure 11
V
S
= 0 V to V
DD
, I
S
= −10 mA
V
DD
= 3.3 V
V
S
= 3 V/1 V, V
D
= 1 V/3 V; Figure 12
V
S
= 3 V/1 V, V
D
= 1 V/3 V; Figure 12
V = V
D
= 1 V, or 3 V; Figure 13
V
IN
= V
INL
or V
INH
R
L
= 300 Ω, C
L
= 35 pF
V
S
= 2 V, Figure 14
R
L
= 300 Ω, C
L
= 35 pF
V
S
= 2 V, Figure 14
V
S
= 1.5 V, R
S
= 0 Ω, C
L
= 1 nF; Figure 15
R
L
= 50 Ω, C
L
= 5 pF, f = 10 MHz
R
L
= 50 Ω, C
L
= 5 pF, f = 1 MHz; Figure 16
R
L
= 50 Ω, C
L
= 5 pF; Figure 17
V
DD
= 3.3 V
Digital inputs = 0 V or 3 V
0.001
1.0
μA typ
μA max
1
Guaranteed by design, not subject to production test.
Rev. C | Page 4 of 12
Domestic Chip Exchange
京公网安备 11010802033920号
EEWORLD
