HB1835C-H-000 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> HB1835C-H-000

HB1835C-H-000: DescriptionMASK ROM, 2KX8, 1820ns, CMOS; Categorystorage storage; File Size250KB，4 Pages; ManufacturerHughes Aircraft

Download Datasheet Parametric Compare View All

HB1835C-H-000 Overview

MASK ROM, 2KX8, 1820ns, CMOS

HB1835C-H-000 Parametric

Parameter Name	Attribute value
Maker	Hughes Aircraft
package instruction	DIE,
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum access time	1820 ns
JESD-30 code	X-XUUC-N24
memory density	16384 bit
Memory IC Type	MASK ROM
memory width	8
Number of functions	1
Number of terminals	24
word count	2048 words
character code	2000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	2KX8
Package body material	UNSPECIFIED
encapsulated code	DIE
Package shape	UNSPECIFIED
Package form	UNCASED CHIP
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Maximum supply voltage (Vsup)	6.5 V
Minimum supply voltage (Vsup)	4 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	NO LEAD
Terminal location	UPPER

Preview

Download Datasheet

View All

HB1835C-H-000 Related Products

	HB1835C-H-000	HB1835C-L-000	HI1835C-H-000	HB1835C-Y-000	HI1835C-L-000	HB1835C-D-000	HI1835C-D-000	HI1835C-P-000	HI1835C-Y-000
Description	MASK ROM, 2KX8, 1820ns, CMOS	MASK ROM, 2KX8, 1820ns, CMOS, CQCC24	MASK ROM, 2KX8, 1820ns, CMOS	MASK ROM, 2KX8, 1820ns, CMOS, CDIP24	MASK ROM, 2KX8, 1820ns, CMOS, CQCC24	MASK ROM, 2KX8, 1820ns, CMOS, CDIP24	MASK ROM, 2KX8, 1820ns, CMOS, CDIP24	MASK ROM, 2KX8, 1820ns, CMOS, PDIP24	MASK ROM, 2KX8, 1820ns, CMOS, CDIP24
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknow	unknow	unknow
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
Maximum access time	1820 ns	1820 ns	1820 ns	1820 ns	1820 ns	1820 ns	1820 ns	1820 ns	1820 ns
JESD-30 code	X-XUUC-N24	S-CQCC-N24	X-XUUC-N24	R-GDIP-T24	S-CQCC-N24	R-CDIP-T24	R-CDIP-T24	R-PDIP-T24	R-GDIP-T24
memory density	16384 bit	16384 bit	16384 bit	16384 bit	16384 bit	16384 bit	16384 bi	16384 bi	16384 bi
Memory IC Type	MASK ROM	MASK ROM	MASK ROM	MASK ROM	MASK ROM	MASK ROM	MASK ROM	MASK ROM	MASK ROM
memory width	8	8	8	8	8	8	8	8	8
Number of functions	1	1	1	1	1	1	1	1	1
Number of terminals	24	24	24	24	24	24	24	24	24
word count	2048 words	2048 words	2048 words	2048 words	2048 words	2048 words	2048 words	2048 words	2048 words
character code	2000	2000	2000	2000	2000	2000	2000	2000	2000
Operating mode	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS
Maximum operating temperature	125 °C	125 °C	85 °C	125 °C	85 °C	125 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-55 °C	-55 °C	-40 °C	-55 °C	-40 °C	-55 °C	-40 °C	-40 °C	-40 °C
organize	2KX8	2KX8	2KX8	2KX8	2KX8	2KX8	2KX8	2KX8	2KX8
Package body material	UNSPECIFIED	CERAMIC, METAL-SEALED COFIRED	UNSPECIFIED	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED
Package shape	UNSPECIFIED	SQUARE	UNSPECIFIED	RECTANGULAR	SQUARE	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	UNCASED CHIP	CHIP CARRIER	UNCASED CHIP	IN-LINE	CHIP CARRIER	IN-LINE	IN-LINE	IN-LINE	IN-LINE
Parallel/Serial	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum supply voltage (Vsup)	6.5 V	6.5 V	6.5 V	6.5 V	6.5 V	6.5 V	6.5 V	6.5 V	6.5 V
Minimum supply voltage (Vsup)	4 V	4 V	4 V	4 V	4 V	4 V	4 V	4 V	4 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	NO	YES	NO	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	INDUSTRIAL	MILITARY	INDUSTRIAL	MILITARY	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	NO LEAD	NO LEAD	NO LEAD	THROUGH-HOLE	NO LEAD	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal location	UPPER	QUAD	UPPER	DUAL	QUAD	DUAL	DUAL	DUAL	DUAL
Maker	Hughes Aircraft	Hughes Aircraft	-	Hughes Aircraft	Hughes Aircraft	Hughes Aircraft	Hughes Aircraft	Hughes Aircraft	Hughes Aircraft

Recommended Resources

Do you know about the new synchronous buck regulator in a small 5x5 PowerPAKâ package?

Belt conveyor stall protection circuit

Ride controls operated with eight-position pushbutton

DG type electric heating constant temperature drying oven circuit 01

Typical application circuit diagram of LM396

Bistable switch control circuit composed of T996/998C

Distinguishing between pads and vias: Via and Pad Via is called via, which can be divided into through hole, blind hole and buried hole. It is mainly used to connect wires in different layers of the network and cannot be used as plug-in h...; 捷多邦PCB技术 PCB Design

EEWORLD University - Multi-Camera System with DS90UB960 Deserializer Hub and TDA SoC: Training Series: Multi-Camera System with DS90UB960 Deserializer Hub and TDA SoC: Training Series : https://training.eeworld.com.cn/course/5264This training covers multiple system-level use cases for the DS90UB960 des...; hi5 Talking

liunx configures static IP and changes ens33 network card to eth0: 【】Modify the network card and change ens33 to eth01. Edit the gurb configuration filevim /etc/sysconfig/grubModify the GRUB_CMDLINE_LINUX variable and add two parametersGRUB_CMDLINE_LINUX="crashkernel...; 灞波儿奔 Microcontroller MCU

"Practice Together in 2021" + An Ordinary Year: Overall, 2020 was an average year. Although I was busy this year, I felt like I accomplished nothing and was quite confused. The project I am working on has not yet been put into mass production due t...; tomjianchun.xu Talking

Giant Digital Caliper Clock: Digital caliper style clockhttps://boingboing.net/2022/01/29/building-a-wall-size-digital-calipers-clock.html...; dcexpert MicroPython Open Source section

FPGA learning and design considerations V.1.pdf: FPGA learning and design considerations V.1.pdf...; zxopenljx EE_FPGA Learning Park

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components