MVAS-133-ZAGG-14 datasheet, PDF

MVAS-133-ZAGG-14: DescriptionIC Socket, PGA133, 133 Contact(s),; CategoryThe connector socket; File Size1MB，8 Pages; ManufacturerSAMTEC; Websitehttp://www.samtec.com/; Environmental Compliance

Download Datasheet Parametric View All

MVAS-133-ZAGG-14 Overview

IC Socket, PGA133, 133 Contact(s),

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	SAMTEC
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	PGA SOCKET
Contact to complete cooperation	GOLD (30) OVER NICKEL
Contact completed and terminated	Gold (Au) - with Nickel (Ni) barrier
Contact material	BERYLLIUM COPPER
Device slot type	IC SOCKET
Type of equipment used	PGA133
JESD-609 code	e4
Number of contacts	133

Digital tire pressure gauge system design information based on msp430 microcontroller + pressure sensor: [size=4][color=#252525]An article on the research and design of a digital tire pressure detector using a 430 single-chip microcomputer[/color] [color=#252525]Abstract: In view of the problem that impr...; fish001 Microcontroller MCU

[Audio recognizer based on GD32F350RB] 2. Test whether GD32F3xx can support edge computing: [i=s]This post was last edited by Beifang on 2018-9-20 11:56[/i] 1. In the design of the next generation of electronic products, edge computing is currently the most cutting-edge perspective. This is ...; 北方 GD32 MCU

Research on A-type digital flaw detection system based on FPGA.pdf: Research on A-type digital flaw detection system based on FPGA.pdf...; zxopenljx EE_FPGA Learning Park

Phase loss detection of three-phase three-wire circuit: [i=s] This post was last edited by New Electrician Seeking Guidance on 2020-4-1 14:10[/i]I am going to make a soft start switch for a three-phase circuit recently, which needs to realize the phase los...; 电工新手求指导 Analog electronics

Vivado prompts [Synth 8-91] ambiguous clock in event control Problem Cause: Comprehensive prompt [Synth 8-91] ambiguous clock in event control. Later it was found that the reason was because the if was written in the always and the else was omitted....; littleshrimp FPGA/CPLD

Simulation and Testbench Design.zip: Simulation and Testbench Design.zip...; zxopenljx EE_FPGA Learning Park

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W