LP2985AIBLX-1.8/NOPB datasheet, PDF

Datasheet> All Categories > Power/power management> The power supply circuit> LP2985AIBLX-1.8/NOPB

LP2985AIBLX-1.8/NOPB: Description1.8V FIXED POSITIVE LDO REGULATOR, 0.6V DROPOUT, PBGA5, MICRO, SMD-5; CategoryPower/power management The power supply circuit; File Size957KB，18 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

LP2985AIBLX-1.8/NOPB Overview

1.8V FIXED POSITIVE LDO REGULATOR, 0.6V DROPOUT, PBGA5, MICRO, SMD-5

LP2985AIBLX-1.8/NOPB Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Texas Instruments
package instruction	TFBGA,
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum drop-back voltage 1	0.6 V
Maximum input voltage	16 V
Minimum input voltage	2.8 V
JESD-30 code	R-PBGA-B5
length	1.412 mm
Humidity sensitivity level	1
Number of functions	1
Number of terminals	5
Working temperatureTJ-Max	125 °C
Working temperature TJ-Min	-40 °C
Maximum output current 1	0.15 A
Maximum output voltage 1	1.863 V
Minimum output voltage 1	1.737 V
Nominal output voltage 1	1.8 V
Package body material	PLASTIC/EPOXY
encapsulated code	TFBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height	1.045 mm
surface mount	YES
Terminal form	BALL
Terminal pitch	0.5 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	1.057 mm

LP2985AIBLX-1.8/NOPB Related Products

	LP2985AIBLX-1.8/NOPB	LP2985AIBPX-1.8/NOPB	LP2985IBL-1.8/NOPB	LP2985AIBL-1.8/NOPB	LP2985IBP-1.8/NOPB	LP2985AIBP-1.8/NOPB	LP2985IBPX-1.8/NOPB	LP2985IBLX-1.8/NOPB
Description	1.8V FIXED POSITIVE LDO REGULATOR, 0.6V DROPOUT, PBGA5, MICRO, SMD-5	1.8V FIXED POSITIVE LDO REGULATOR, 0.6V DROPOUT, PBGA5, MICRO, SMD-5	1.8V FIXED POSITIVE LDO REGULATOR, 0.6V DROPOUT, PBGA5, MICRO, SMD-5	1.8V FIXED POSITIVE LDO REGULATOR, 0.6V DROPOUT, PBGA5, MICRO, SMD-5	1.8V FIXED POSITIVE LDO REGULATOR, 0.6V DROPOUT, PBGA5, MICRO, SMD-5	1.8V FIXED POSITIVE LDO REGULATOR, 0.6V DROPOUT, PBGA5, MICRO, SMD-5	1.8V FIXED POSITIVE LDO REGULATOR, 0.6V DROPOUT, PBGA5, MICRO, SMD-5	1.8V FIXED POSITIVE LDO REGULATOR, 0.6V DROPOUT, PBGA5, MICRO, SMD-5
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to
package instruction	TFBGA,	TFBGA,	TFBGA,	TFBGA,	TFBGA,	TFBGA,	TFBGA,	TFBGA,
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
Maximum drop-back voltage 1	0.6 V	0.6 V	0.6 V	0.6 V	0.6 V	0.6 V	0.6 V	0.6 V
Maximum input voltage	16 V	16 V	16 V	16 V	16 V	16 V	16 V	16 V
Minimum input voltage	2.8 V	2.8 V	2.8 V	2.8 V	2.8 V	2.8 V	2.8 V	2.8 V
JESD-30 code	R-PBGA-B5	R-PBGA-B5	R-PBGA-B5	R-PBGA-B5	R-PBGA-B5	R-PBGA-B5	R-PBGA-B5	R-PBGA-B5
length	1.412 mm	1.107 mm	1.412 mm	1.412 mm	1.107 mm	1.107 mm	1.107 mm	1.412 mm
Humidity sensitivity level	1	1	1	1	1	1	1	1
Number of functions	1	1	1	1	1	1	1	1
Number of terminals	5	5	5	5	5	5	5	5
Working temperatureTJ-Max	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Working temperature TJ-Min	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Maximum output current 1	0.15 A	0.15 A	0.15 A	0.15 A	0.15 A	0.15 A	0.15 A	0.15 A
Maximum output voltage 1	1.863 V	1.863 V	1.872 V	1.863 V	1.872 V	1.863 V	1.872 V	1.872 V
Minimum output voltage 1	1.737 V	1.737 V	1.728 V	1.737 V	1.728 V	1.737 V	1.728 V	1.728 V
Nominal output voltage 1	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TFBGA	TFBGA	TFBGA	TFBGA	TFBGA	TFBGA	TFBGA	TFBGA
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE, FINE PITCH	GRID ARRAY, THIN PROFILE, FINE PITCH	GRID ARRAY, THIN PROFILE, FINE PITCH	GRID ARRAY, THIN PROFILE, FINE PITCH	GRID ARRAY, THIN PROFILE, FINE PITCH	GRID ARRAY, THIN PROFILE, FINE PITCH	GRID ARRAY, THIN PROFILE, FINE PITCH	GRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260	260	260	260	260	260	260	260
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height	1.045 mm	1.045 mm	1.045 mm	1.045 mm	1.045 mm	1.045 mm	1.045 mm	1.045 mm
surface mount	YES	YES	YES	YES	YES	YES	YES	YES
Terminal form	BALL	BALL	BALL	BALL	BALL	BALL	BALL	BALL
Terminal pitch	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	1.057 mm	0.93 mm	1.057 mm	1.057 mm	0.93 mm	0.93 mm	0.93 mm	1.057 mm
Base Number Matches	-	1	1	1	1	1	-	-

Recommended Resources

Photodiode signal amplification circuit

Limit control circuit diagram

Silicon one-way switch (SUS)

Analog Surround Sound Generator Circuit

LED-serial LED digital tube dynamic scanning display circuit (common anode)

Computer motherboard circuit diagram 830_28

Let's also wink: ...; 890 Talking

I need help from a great God to look at this circuit diagram, thank you very much: I recently bought an air purifier and wanted to achieve two functions: 1. Start the machine by incoming call without pressing the power button. 2. The purifier originally has the function of adjusting...; 阿迪eddy Integrated technical exchanges

FPGA Global Clock Constraints (Xilinx): FPGA Global Clock Constraints (Xilinx)...; zxopenljx EE_FPGA Learning Park

Principles and Applications of FPGA and Specialized DSP: [size=4]An FIR filter (Figure 1) stores a series of n data elements, each delayed by one additional cycle. Typically, these data elements are called branches. Each branch is multiplied by a coefficien...; Aguilera DSP and ARM Processors

The 2020-2021 ON Semiconductor and Avnet IoT Innovation Design Competition awards have been announced!: [Competition Details] 2020-2021 ON Semiconductor and Avnet IoT Innovation Design Competition【Written in front】 Thanks to all the netizens who participated in the ON Semiconductor and Avnet IoT Innovat...; EEWORLD社区 onsemi and Avnet IoT Innovation Design Competition

How to implement this email sending program? How to write program analysis? Please help me answer: ...; 盐星星 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components