CMPZ5252BBKLEADFREE datasheet, PDF

CMPZ5252BBKLEADFREE: DescriptionZener Diode, 24V V(Z), 5%, 0.35W, Silicon, Unidirectional,; CategoryDiscrete semiconductor diode; File Size69KB，2 Pages; ManufacturerCentral Semiconductor; Environmental Compliance

Download Datasheet Parametric View All

CMPZ5252BBKLEADFREE Overview

Zener Diode, 24V V(Z), 5%, 0.35W, Silicon, Unidirectional,

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Central Semiconductor
package instruction	R-PDSO-G3
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	INDUSTRY STANDARD
Configuration	SINGLE
Diode component materials	SILICON
Diode type	ZENER DIODE
Maximum dynamic impedance	33 Ω
JESD-30 code	R-PDSO-G3
JESD-609 code	e3
Maximum knee impedance	600 Ω
Humidity sensitivity level	1
Number of components	1
Number of terminals	3
Maximum operating temperature	175 °C
Minimum operating temperature	-65 °C
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260
polarity	UNIDIRECTIONAL
Maximum power dissipation	0.35 W
Certification status	Not Qualified
Nominal reference voltage	24 V
Maximum reverse current	0.1 µA
surface mount	YES
technology	ZENER
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal location	DUAL
Maximum time at peak reflow temperature	10
Voltage temperatureCoeff-Max	21.12 mV/°C
Maximum voltage tolerance	5%
Working test current	5.2 mA

HFSS RF simulation design examples: This book explains the operation of HFSS and provides a large number of engineering design examples. It is divided into the basic part (Chapters 1 to 6) and the practical part (Chapters 7 to 21). The ...; arui1999 Download Centre

Is this the worst impedance processing you have ever encountered?: Author: Mr. Huang Gang of Yibo Technology Expressway This case is a high-speed custom fixture for a PCIE connector that we designed with a customer. We were responsible for the design and simulation, ...; yvonneGan PCB Design

For large project files containing nios, timing constraints, and layout and routing, modify the internal module names and some variable names.: I modified the internal module names and some variable names of a large project file containing nios, timing constraints, and layout and routing. After compiling and synthesizing, a lot of problems oc...; FPGA菜鸡 EE_FPGA Learning Park

Send a WDS configuration software for SI4463: Send a SI4463 WDS configuration software (since the file is larger than 15M, it needs to be divided into 3 packages)...; gdgn526345 RF/Wirelessly

LM1875 Op Amp: Analyze the circuit principle, the role of each capacitor and resistor, and why the magnification digit 31 is actually magnified 16 times...; animes Analog electronics

OpenBLT is an open source bootloader with comprehensive functional information, supporting USB, CAN, 232 and TCP/IP: [i=s]This post was last edited by Song Yuanhao on 2020-8-13 23:33[/i]Go to ANFLEY...Official website address:https://www.feaser.com/en/openblt.phpWiki instructions:https://www.feaser.com/openblt/doku....; 宋元浩 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components