IS61NLF25636A-7.5TQLI datasheet, PDF

Datasheet> All Categories > storage> storage> IS61NLF25636A-7.5TQLI

IS61NLF25636A-7.5TQLI: DescriptionZBT SRAM, 256KX36, 7.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, TQFP-100; Categorystorage storage; File Size524KB，37 Pages; ManufacturerIntegrated Silicon Solution ( ISSI ); Environmental Compliance

Download Datasheet Parametric Compare View All

IS61NLF25636A-7.5TQLI Overview

ZBT SRAM, 256KX36, 7.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, TQFP-100

IS61NLF25636A-7.5TQLI Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Integrated Silicon Solution ( ISSI )
Parts packaging code	QFP
package instruction	LQFP, QFP100,.63X.87
Contacts	100
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Factory Lead Time	10 weeks
Maximum access time	7.5 ns
Other features	FLOW-THROUGH ARCHITECTURE
Maximum clock frequency (fCLK)	117 MHz
I/O type	COMMON
JESD-30 code	R-PQFP-G100
JESD-609 code	e3
length	20 mm
memory density	9437184 bit
Memory IC Type	ZBT SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	100
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	256KX36
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP100,.63X.87
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
power supply	2.5/3.3,3.3 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum standby current	0.05 A
Minimum standby current	3.14 V
Maximum slew rate	0.28 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn) - annealed
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	40
width	14 mm

Preview

Download Datasheet

View All

IS61NLF25636A/IS61NVF25636A

IS61NLF51218A/IS61NVF51218A

256K x 36 and 512K x 18

9Mb, FLOW THROUGH 'NO WAIT' STATE BUS SRAM

AUGUST 2011

FEATURES

• 100 percent bus utilization

• No wait cycles between Read and Write

• Internal self-timed write cycle

• Individual Byte Write Control

• Single Read/Write control pin

• Clock controlled, registered address,

data and control

DESCRIPTION

The 9 Meg 'NLF/NVF' product family feature high-speed,

low-power synchronous static RAMs designed to provide

a burstable, high-performance, 'no wait' state, device for

networking and communications applications. They are

organized as 256K words by 36 bits and 512K words by

18 bits, fabricated with

ISSI

's advanced CMOS technology.

Incorporating a 'no wait' state feature, wait cycles are

eliminated when the bus switches from read to write, or

write to read. This device integrates a 2-bit burst counter,

high-speed SRAM core, and high-drive capability outputs

into a single monolithic circuit.

All synchronous inputs pass through registers are controlled

by a positive-edge-triggered single clock input. Operations

may be suspended and all synchronous inputs ignored

when Clock Enable, CKE is HIGH. In this state the internal

device will hold their previous values.

All Read, Write and Deselect cycles are initiated by the ADV

input. When the ADV is HIGH the internal burst counter

is incremented. New external addresses can be loaded

when ADV is LOW.

Write cycles are internally self-timed and are initiated by

the rising edge of the clock inputs and when WE is LOW.

Separate byte enables allow individual bytes to be written.

A burst mode pin (MODE) defines the order of the burst

sequence. When tied HIGH, the interleaved burst sequence

is selected. When tied LOW, the linear burst sequence is

selected.

• Interleaved or linear burst sequence control us-

ing MODE input

• Three chip enables for simple depth expansion

and address pipelining

• Power Down mode

• Common data inputs and data outputs

•

CKE pin to enable clock and suspend operation

• JEDEC 100-pin TQFP, 119-ball PBGA, and 165-

ball PBGA packages

• Power supply:

NVF: V

2.5V (± 5%), V

ddq

2.5V (± 5%)

NLF: V

3.3V (± 5%), V

ddq

3.3V/2.5V (± 5%)

• JTAG Boundary Scan for PBGA packages

• Industrial temperature available

• Lead-free available

FAST ACCESS TIME

Symbol

Parameter

Clock Access Time

Cycle Time

Frequency

6.5

7.5

133

7.5

8.5

117

Units

MHz

liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on

any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause

failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written

assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc. — www.issi.com —

1-800-379-4774

Rev. F

08/11/2011

IS61NLF25636A-7.5TQLI Related Products

	IS61NLF25636A-7.5TQLI	IS61NLF51218A-7.5TQLI	IS61NLF51218A-7.5B3I
Description	ZBT SRAM, 256KX36, 7.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, TQFP-100	ZBT SRAM, 512KX18, 7.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, TQFP-100	ZBT SRAM, 512KX18, 7.5ns, CMOS, PBGA165, 13 X 15 MM, PLASTIC, BGA-165
Is it lead-free?	Lead free	Lead free	Contains lead
Is it Rohs certified?	conform to	conform to	incompatible
Maker	Integrated Silicon Solution ( ISSI )	Integrated Silicon Solution ( ISSI )	Integrated Silicon Solution ( ISSI )
Parts packaging code	QFP	QFP	BGA
package instruction	LQFP, QFP100,.63X.87	LQFP, QFP100,.63X.87	TBGA, BGA165,11X15,40
Contacts	100	100	165
Reach Compliance Code	compliant	compliant	compliant
ECCN code	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A
Factory Lead Time	10 weeks	10 weeks	10 weeks
Maximum access time	7.5 ns	7.5 ns	7.5 ns
Other features	FLOW-THROUGH ARCHITECTURE	FLOW-THROUGH ARCHITECTURE	FLOW-THROUGH ARCHITECTURE
Maximum clock frequency (fCLK)	117 MHz	117 MHz	117 MHz
I/O type	COMMON	COMMON	COMMON
JESD-30 code	R-PQFP-G100	R-PQFP-G100	R-PBGA-B165
JESD-609 code	e3	e3	e0
length	20 mm	20 mm	15 mm
memory density	9437184 bit	9437184 bit	9437184 bit
Memory IC Type	ZBT SRAM	ZBT SRAM	ZBT SRAM
memory width	36	18	18
Number of functions	1	1	1
Number of terminals	100	100	165
word count	262144 words	524288 words	524288 words
character code	256000	512000	512000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C
organize	256KX36	512KX18	512KX18
Output characteristics	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LQFP	LQFP	TBGA
Encapsulate equivalent code	QFP100,.63X.87	QFP100,.63X.87	BGA165,11X15,40
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK, LOW PROFILE	FLATPACK, LOW PROFILE	GRID ARRAY, THIN PROFILE
Parallel/Serial	PARALLEL	PARALLEL	PARALLEL
Peak Reflow Temperature (Celsius)	260	260	NOT SPECIFIED
power supply	2.5/3.3,3.3 V	2.5/3.3,3.3 V	2.5/3.3,3.3 V
Certification status	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.6 mm	1.6 mm	1.2 mm
Maximum standby current	0.05 A	0.05 A	0.05 A
Minimum standby current	3.14 V	3.14 V	3.14 V
Maximum slew rate	0.28 mA	0.28 mA	0.28 mA
Maximum supply voltage (Vsup)	3.465 V	3.465 V	3.465 V
Minimum supply voltage (Vsup)	3.135 V	3.135 V	3.135 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES
technology	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Matte Tin (Sn) - annealed	Matte Tin (Sn) - annealed	Tin/Lead (Sn/Pb)
Terminal form	GULL WING	GULL WING	BALL
Terminal pitch	0.65 mm	0.65 mm	1 mm
Terminal location	QUAD	QUAD	BOTTOM
Maximum time at peak reflow temperature	40	40	NOT SPECIFIED
width	14 mm	14 mm	13 mm
Humidity sensitivity level	3	3	-
Base Number Matches	-	1	1

Recommended Resources

Automatic watch anti-theft alarm circuit

Capacitor discharge high voltage power supply circuit

Optocoupler thermostat circuit

Voice controlled light

Refrigerator instant power outage and undervoltage protection circuit

Computer motherboard circuit diagram 820 1_15

Antenna theory and 5G antenna system architecture: Antenna theory and 5G antenna system architecture...; btty038 RF/Wirelessly

EEWORLD University ---- Huawei Certified Routing and Switching Engineer Online Course [HCNA]: Huawei Certified Routing and Switching Engineer Online Course [HCNA] : https://training.eeworld.com.cn/course/5486This course provides in-depth explanations of the knowledge points required for Huawei...; Lemontree RF/Wirelessly

[Environmental Expert's Smart Watch] Part 19: Alarm and SOS Screen Display: [i=s]This post was last edited by w494143467 on 2021-7-10 17:56[/i]1. Introduction When designing the equipment outside the mine, we thought that it would be difficult for the personnel going down the...; w494143467 onsemi and Avnet IoT Innovation Design Competition

The embedded operating system I have come into contact with - ucosii: When I was a graduate student, I took a course in the first semester called Integrated Automation of Electrical Systems. The teacher of that course was an old professor. The students he taught needed ...; chenbingjy Embedded System

Protection issues in optocoupler input circuits: The above picture is the optocoupler input circuit that I often use. I have never studied it before. Question 1: What is the purpose of the 300 ohm resistor R2 in the circuit? Question 2: After the sw...; bigbat Analog electronics

Some experience and improvements in TI NDK application development: [i=s]This post was last edited by Baboerben on 2019-11-6 21:33[/i]Recently, I have been doing software development on TI's processors. The project requires network communication functions. However, ne...; 灞波儿奔 Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components