EEWORLDEEWORLDEEWORLD

Part Number

Search

DFVS1-LHZ25MHZ100DB15

Description
HCMOS Output Clock Oscillator, 25MHz Nom
CategoryPassive components    oscillator   
File Size62KB,1 Pages
ManufacturerCTS
Environmental Compliance  
Download Datasheet Parametric View All

DFVS1-LHZ25MHZ100DB15 Overview

HCMOS Output Clock Oscillator, 25MHz Nom

DFVS1-LHZ25MHZ100DB15 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerCTS
Reach Compliance Codeunknown
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION
Maximum control voltage3 V
Minimum control voltage0.3 V
maximum descent time10 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate100 ppm
frequency stability15%
Installation featuresSURFACE MOUNT
Nominal operating frequency25 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeHCMOS
Output load25 pF
physical size14.8mm x 9.1mm x 5.9mm
longest rise time10 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
PRECISION SURFACE MOUNT VCXO
DFV S1-KH/KHZ (5 V) & DFV S1-LH/LHZ (3.3 V)
KEY FEATURES
9.1±0.2
14.8±0.3
5.08
14.8±0.3
5.08
9.1±0.2
1.0
+0.1
-0.2
2 to 130 MHz
Tight stabilities
Encapsulated crystal
APPLICATIONS
Sonet/SDH, Switching
Function
V control
E/D
GND
Output
NC
Vcc
DFV S1-KH/LH
1
2
3
4
DFV S1-KHZ/LHZ
1
2
3
4
5
6
1.4
1.0
+0.1
-0.2
1.4
5.08
5.9
5.9
5.08
2.54
2.54
1
8.9
8.9
4
3
2
6
1
5
2
4
3
PC board
footprint
1.27
1.27
TYPE
Frequency Range
DFV S1-KH/KHZ
2 to 100 MHz
5V±5%
10 mA (KH),
20 mA (KHZ)
40 mA
60 mA
50 pF up to 25 MHz, 15 pF above
40/60...60/40 % @ 50% level
40/60...60/40 % @ 50% level
10 to 90 % :
10 ns
5 ns
4.5 V/
0.5 V
10 ms @ 4.75 V
DFV S1-LH/LHZ
4 to 130 MHz
3.3 V ± 5 %
10 mA
20 mA
40 mA
25 pF up to 25 MHz, 15 pF above
45/55...55/45 % @ 50% level
40/60...60/40 % @ 50% level
10 to 90 % :
10 ns
3 ns
2.8 V/
0.3 V
10 ms @ 3.15V
pulling range
positive function
± 100
control
voltage
2.5 V
±
2 V
ELECTRICAL SPECIFICATIONS
supply voltage
supply current (no load)
25 MHz
50 MHz
> 50 MHz
50 MHz
> 50 MHz
25 MHz
> 25 MHz
output load (HCMOS)
duty cycle
rise/fall times (@ 15 pF load)
high/low levels
start up
FREQUENCY STABILITY
type
temperature
range
0 to 70°
C
DFV S1-K
-40 to 85°
C
0 to 70°
C
DFV S1-L
-40 to 85°
C
remarks
model
code
100B15
100B25
100E25
100E50
100B15
100B25
100E25
100E50
temp.
± 15
± 25
± 25
± 50
± 15
± 25
± 25
± 50
stability versus:
@ 25°
C
Vcc
± 10
±3
detailed tolerances [ ppm ]
load
± 0.5
ageing
±2
± 10
±3
± 0.5
±2
± 100
1.5 V
±
1.5 V
input impedance
10 kΩ, modulation bandwidth
10 kHz @ -3dB
st
ageing is 1 year at 25°
C
OPTIONS
tighter symmetry (f
≤100MHz)
control voltage (LH/LHZ only)
tri-state control on pin 2
CODE
R
D
Z
45/55...55/45 %
0.3 to 3.0 V, center @ 1.65 V (code placed into the model code : 100’’D’’B25)
high or open = enable, low = high Z
(6 pads package)
ORDERING CODE
Example
type + option code + frequency + model code
DFV S1-LHRZ 44.736 MHz 100DB25
DFV_S1-KH_LH
These products and their specifications are subject to change without notice
08.10.2010 / MYP
Espressif ESP32-C5
Espressif's ESP32-C5 is the world's first RISC-V SoC to integrate 2.45 GHz dual-band Wi-Fi 6 and Bluetooth 5 (LE), designed for IoT applications that require efficient wireless transmission.ESP32-C5 p...
dcexpert MicroPython Open Source section
EEWORLD University ---- Haiwell IoT Terminal MQTT Protocol Application Video Tutorial
Haiwell IoT Terminal MQTT Protocol Application Video Tutorial : https://training.eeworld.com.cn/course/5499?MQTT application video tutorials for Haiwei IoT terminal products, including Haiwei IoT clou...
自动化小为 Industrial Control Electronics
[TI recommended course] #TI LED driver# RGB LED circuit design reference
//training.eeworld.com.cn/TI/show/course/5651...
Orima TI Technology Forum
Mingdeyang FPGA Series Course Phase 1 Chapter 2 FPGA Design Process
[align=left][color=rgb(51, 51, 51)][font="][size=17px]FPGA design process is the process of developing FPGA chips using EDA development software and programming tools. The typical FPGA development pro...
guyu_1 FPGA/CPLD
【Sipeed LicheeRV 86 Panel Review】 8- Review Summary
After more than a month of hard work, I finally completed the evaluation task of the RV86 development board. This evaluation focused on the development of the application layer, and did not do any und...
manhuami2007 Domestic Chip Exchange
RVB2601 Evaluation Board Trial 1 Unpacking and Environment Setup
[i=s] This post was last edited by woaixiaxiao on 2021-7-16 16:54[/i]Unboxing and environment setup1. Unboxing photos and impressionsI was very excited when I heard that my application for trial was a...
我爱下载 Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号