after calibration at that temperature at nominal supplies.
3
Values shown are based upon calibration at +25°C with no additional calibration at temperature. Values shown are the typical variation from the value at +25
°C.
4
See “APPLICATIONS” section for recommended voltage reference circuit, and Figure 11 for dynamic performance with other reference voltage values.
5
See “APPLICATIONS” section for recommended input buffer circuit.
6
Typical deviation of bipolar zero, –full scale or +full scale from min to max rating.
*For explanation of input characteristics, see “ANALOG INPUT” section.
Specifications subject to change without notice.
REV. A
–3–
AD677
TIMING SPECIFICATIONS
(T
Parameter
Conversion Period
2, 3
CLK Period
4
Calibration Time
Sampling Time
Last CLK to SAMPLE Delay
5
SAMPLE Low
SAMPLE to Busy Delay
1st CLK Delay
CLK Low
6
CLK High
6
CLK to BUSY Delay
CLK to SDATA Valid
CLK to SCLK High
SCLK Low
SDATA to SCLK High
CAL High Time
CAL to BUSY Delay
MIN
to T
MAX
, V
CC
= +12 V
Symbol
t
C
t
CLK
t
CT
t
S
t
LCS
t
SL
t
SS
t
FCD
t
CL
t
CH
t
CB
t
CD
t
CSH
t
SCL
t
DSH
t
CALH
t
CALB
5%, V
EE
= –12 V
Min
10
480
2
2.1
100
5%, V
DD
= +5 V
Typ
10%)
1
Max
1000
85532
Units
µs
ns
t
CLK
µs
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
30
50
50
50
50
100
50
50
50
180
100
180
80
80
15
75
300
175
300
50
NOTES
1
See the “CONVERSION CONTROL” and “AUTOCALIBRATION” sections for detailed explanations of the above timing.
2
Depends upon external clock frequency; includes acquisition time and conversion time. The maximum conversion period is specified to account for the droop of the
internal sample/hold function. Operation at slower rates may degrade performance.
3
t
C
= t
FCD
+ 16
×
t
CLK
+ t
LCS
.
4
580 ns is recommended for optimal accuracy over temperature (not necessary during calibration cycle).
5
If SAMPLE goes high before the 17th CLK pulse, the device will start sampling approximately 100 ns after the rising edge of the 17th CLK pulse.
6
t
CH
+ t
CL
= t
CLK
and must be greater than 480 ns.
t
CALH
t
CT
CAL
(INPUT)
t
CALB
BUSY
(OUTPUT)
CLK
*
(INPUT)
t
FCD
1
2
3
85530
85531
t
CB
t
CH
t
CL
t
CLK
85532
*
SHADED PORTIONS OF INPUT SIGNALS ARE OPTIONAL. FOR BEST PERFORMANCE, WE
RECOMMEND THAT THESE SIGNALS BE HELD LOW EXCEPT WHEN EXPLICITY SHOWN HIGH.
Figure 1. Calibration Timing
t
S
SAMPLE*
(INPUT)
t
SL
t
C
t
S
t
SB
BUSY
(OUTPUT)
t
FCD
t
CH
CLK
*
(INPUT)
1
2
t
CB
t
LCS
t
CL
3
15
16
17
t
CLK
SCLK
(OUTPUT)
t
CSH
t
SCL
t
CD
SDATA
(OUTPUT)
OLD BIT 16
MSB
BIT
2
t
DSH
BIT
13
BIT
14
BIT
15
BIT
16
*
SHADED PORTIONS OF INPUT SIGNALS ARE OPTIONAL. FOR BEST PERFORMANCE, WE
RECOMMEND THAT THESE SIGNALS BE HELD LOW EXCEPT WHEN EXPLICITY SHOWN HIGH.
The practical method of drawing timing diagram components in Visio is very simple. Download, unzip, and then put it in a fixed location. The default search location of Visio is "D:\Users Directory\My ...
Thanks to the netizen aerobotics for summarizing the learning materials based on a long-standing classic FPGA learning route. The learning route comes from the csdn netizen "Captain-Leader", and I als...
I believe everyone is familiar with DLP Pico chipsets and their applications. However, most people only know what DLP Pico chipsets can do in their own fields, such as micro-projection or head-up disp...