w
DESCRIPTION
The WM8983 is a low power, high quality stereo codec designed
for portable multimedia applications. Highly flexible analogue
mixing functions enable new application features, combining hi-fi
quality audio with voice communication.
The device integrates preamps for stereo differential mics, and
includes drivers for speaker, headphone and differential or stereo
line output. External component requirements are reduced as no
separate microphone or headphone amplifiers are required.
Advanced on-chip digital signal processing includes a 5-band
equaliser, a mixed signal Automatic Level Control for the
microphone or line input through the ADC as well as a purely
digital limiter function for record or playback. A programmable
high pass filter in the ADC path is provided for wind noise
reduction and an IIR with programmable coefficients can be used
as a notch filter to suppress fixed-frequency noise.
The WM8983 digital audio interface can operate in master or
slave mode, while an integrated PLL supports flexible clocking
schemes. A-law and
µ-law
companding are fully supported.
The WM8983 operates at analogue supply voltages from 2.5V to
3.3V, although the digital core can operate at voltages down to
1.71V to save power. Speaker supplies can operate up to 5V for
increased speaker output power. Additional power management
control enables individual sections of the chip to be powered
down under software control.
WM8983
Mobile Multimedia CODEC with 1W Speaker Driver
FEATURES
Stereo Codec:
•
DAC SNR 98dB, THD -84dB (‘A’ weighted @ 48kHz)
•
ADC SNR 95dB, THD -84dB (‘A’ weighted @ 48kHz)
•
Speaker driver (1W into 8Ω BTL with 5V supply)
•
Headphone driver with ‘capless’ option
•
40mW per channel output power into 16Ω / 3.3V AVDD2
•
Pop and click suppression
Mic Preamps:
•
Stereo Differential or mono microphone Interfaces
•
Programmable preamp gain
•
Psuedo differential inputs with common mode rejection
•
Programmable ALC / Noise Gate in ADC path
Low-noise bias supplied for electret microphones
•
Other Features:
•
Enhanced 3-D function for improved stereo separation
•
Highly flexible mixing functions
•
5-band equaliser (ADC or DAC path)
•
ADC Programmable high pass filter (wind noise reduction)
•
ADC Programmable IIR notch filter
•
Aux inputs for stereo analog input signals or ‘beep’
•
PLL supporting various clocks between 8MHz-50MHz
•
Sample rates supported (kHz): 8, 11.025, 16, 12, 16, 22.05,
24, 32, 44.1, 48
•
2.5V to 3.6V analogue supplies
•
1.71V to 3.6V digital supplies
•
2.5V to 5.5V speaker supplies
•
5x5mm 32-pin QFN package
APPLICATIONS
•
Multimedia phone
WOLFSON MICROELECTRONICS plc
To receive regular email updates, sign up
at
http://www.wolfsonmicro.com/enews/
Product Preview, August 2005, Rev 1.1
Copyright
2005
Wolfson Microelectronics plc
WM8983
TABLE OF CONTENTS
Product Preview
DESCRIPTION .......................................................................................................1
FEATURES.............................................................................................................1
APPLICATIONS .....................................................................................................1
TABLE OF CONTENTS .........................................................................................2
PIN CONFIGURATION...........................................................................................3
ORDERING INFORMATION ..................................................................................3
PIN DESCRIPTION ................................................................................................4
ABSOLUTE MAXIMUM RATINGS.........................................................................5
RECOMMENDED OPERATING CONDITIONS .....................................................5
ELECTRICAL CHARACTERISTICS ......................................................................6
TERMINOLOGY ............................................................................................................ 9
SPEAKER OUTPUT THD VERSUS POWER ......................................................10
POWER CONSUMPTION ....................................................................................11
TYPICAL SCENARIOS................................................................................................ 11
AUDIO PATHS OVERVIEW .................................................................................12
SIGNAL TIMING REQUIREMENTS .....................................................................13
SYSTEM CLOCK TIMING ........................................................................................... 13
AUDIO INTERFACE TIMING – MASTER MODE ........................................................ 13
AUDIO INTERFACE TIMING – SLAVE MODE............................................................ 14
CONTROL INTERFACE TIMING – 3-WIRE MODE .................................................... 15
CONTROL INTERFACE TIMING – 2-WIRE MODE .................................................... 16
INTERNAL POWER ON RESET CIRCUIT ..........................................................17
DEVICE DESCRIPTION.......................................................................................19
INTRODUCTION ......................................................................................................... 19
INPUT SIGNAL PATH ................................................................................................. 21
ANALOGUE TO DIGITAL CONVERTER (ADC).......................................................... 29
INPUT LIMITER / AUTOMATIC LEVEL CONTROL (ALC) .......................................... 33
OUTPUT SIGNAL PATH ............................................................................................. 38
3D STEREO ENHANCEMENT .................................................................................... 45
ANALOGUE OUTPUTS............................................................................................... 45
DIGITAL AUDIO INTERFACES................................................................................... 62
AUDIO SAMPLE RATES ............................................................................................. 69
MASTER CLOCK AND PHASE LOCKED LOOP (PLL) ............................................... 69
GENERAL PURPOSE INPUT/OUTPUT...................................................................... 72
OUTPUT SWITCHING (JACK DETECT)..................................................................... 72
CONTROL INTERFACE.............................................................................................. 74
RESETTING THE CHIP .............................................................................................. 75
POWER SUPPLIES .................................................................................................... 75
POWER MANAGEMENT ............................................................................................ 75
REGISTER MAP...................................................................................................77
DIGITAL FILTER CHARACTERISTICS ...............................................................79
TERMINOLOGY .......................................................................................................... 79
DAC FILTER RESPONSES......................................................................................... 80
ADC FILTER RESPONSES......................................................................................... 80
HIGHPASS FILTER..................................................................................................... 81
5-BAND EQUALISER .................................................................................................. 82
APPLICATIONS INFORMATION .........................................................................86
RECOMMENDED EXTERNAL COMPONENTS .......................................................... 86
IMPORTANT NOTICE ..........................................................................................88
w
PP Rev 1.1 August 2005
2
Product Preview
WM8983
PIN CONFIGURATION
ORDERING INFORMATION
ORDER CODE
WM8983GEFL
WM8983GEFL/R
Note:
Reel quantity = 3,500
TEMPERATURE
RANGE
-25°C to +85°C
-25°C to +85°C
PACKAGE
32-pin QFN (5 x 5 mm)
(lead free)
32-pin QFN (5 x 5 mm)
(lead free, tape and reel)
MOISTURE
SENSITIVITY LEVEL
MSL1
MSL1
PEAK SOLDERING
TEMPERATURE
260
o
C
260
o
C
w
PP Rev 1.1 August 2005
3
WM8983
PIN DESCRIPTION
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
NAME
LIP
LIN
L2/GPIO2
RIP
RIN
R2/GPIO3
LRC
BCLK
ADCDAT
DACDAT
MCLK
DGND
DCVDD
DBVDD
CSB/GPIO1
SCLK
SDIN
MODE
AUXL
AUXR
OUT4
OUT3
ROUT2
AGND2
LOUT2
AVDD2
VMID
AGND1
ROUT1
LOUT1
AVDD1
MICBIAS
TYPE
Analogue input
Analogue input
Analogue input
Analogue input
Analogue input
Analogue input
Digital Input / Output
Digital Input / Output
Digital Output
Digital Input
Digital Input
Supply
Supply
Supply
Digital Input / Output
Digital Input
Digital Input / Output
Digital Input
Analogue input
Analogue input
Analogue Output
Analogue Output
Analogue Output
Supply
Analogue Output
Supply
Reference
Supply
Analogue Output
Analogue Output
Supply
Analogue Output
DESCRIPTION
Left MIC pre-amp positive input
Left MIC pre-amp negative input
Product Preview
Left channel line input/secondary mic pre-amp positive input/GPIO2 pin
Right MIC pre-amp positive input
Right MIC pre-amp negative input
Right channel line input/secondary mic pre-amp positive input/GPIO3 pin
DAC and ADC sample rate clock
Digital audio bit clock
ADC digital audio data output
DAC digital audio data input
Master clock input
Digital ground
Digital core logic supply
Digital buffer (I/O) supply
3-Wire control interface chip Select / GPIO1 pin
3-Wire control interface clock input / 2-wire control interface clock input
3-Wire control interface data input / 2-Wire control interface data input
Control interface selection
Left auxillary input
Right auxillary input
right line output or mono mix output
mono or left line output
Headphone or line output right 2
Analogue ground (feeds ROUT2/LOUT2 and OUT3/OUT4)
Headphone or line output left 2
Analogue supply (feeds output amplifiers ROUT2/LOUT2 and OUT3/OUT4)
Decoupling for ADC and DAC reference voltage
Analogue ground (feeds all input amplifiers, PLL, ADC and DAC, internal
bias circuits, output amplifiers LOUT1, ROUT1)
Headphone or line output right 1
Headphone or line output left 1
Analogue supply (feeds all input amplifiers, PLL, ADC and DAC, internal
bias circuits, output amplifiers LOUT1, LOUT2))
Microphone bias
Note:
It is recommended that the QFN ground paddle should be connected to analogue ground on the application PCB.
w
PP Rev 1.1 August 2005
4
Product Preview
WM8983
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously
operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given
under Electrical Characteristics at the test conditions specified.
ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible
to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage
of this device.
Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage
conditions prior to surface mount assembly. These levels are:
MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.
MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.
MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.
The Moisture Sensitivity Level for each package type is specified in Ordering Information.
CONDITION
DBVDD, DCVDD, AVDD1 supply voltages
AVDD2 supply voltage
Voltage range digital inputs
Voltage range analogue inputs
Storage temperature prior to soldering
Storage temperature after soldering
Notes
1.
2.
3.
4.
Analogue and digital grounds must always be within 0.3V of each other.
All digital and analogue supplies are completely independent from each other.
Analogue supply voltages should not be less than digital supply voltages.
In non-boosted mode AVDD2 should be
≥
AVDD1. In boost mode, AVDD2 should be
≥
1.5 x AVDD1.
MIN
-0.3V
-0.3V
DGND -0.3V
AGND1 -0.3V
-65°C
MAX
+3.63V
+7V
DVDD +0.3V
AVDD1 +0.3V
+150°C
30°C max / 85% RH max
RECOMMENDED OPERATING CONDITIONS
PARAMETER
Digital supply range (Core)
Digital supply range (Buffer)
Analogue supply range
Speaker supply range
Ground
Notes
1.
2.
Analogue supply voltages should not be less than digital supply voltages.
DBVDD should be
≥
1.9V when using the PLL.
SYMBOL
DCVDD
DBVDD
AVDD1
AVDD2
DGND, AGND1, AGND2
TEST
CONDITIONS
MIN
1.71
1.71
2.5
2.5
2
TYP
1.8
3.3
3.3
3.3
0
MAX
3.6
3.6
3.6
5.5
UNIT
V
V
V
V
V
w
PP Rev 1.1 August 2005
5
京公网安备 11010802033920号
EEWORLD
