EEWORLDEEWORLDEEWORLD

Part Number

Search

A32200DXV-3PQG208C

Description
Field Programmable Gate Array, 1230 CLBs, 20000 Gates, CMOS, PQFP208, PLASTIC, QFP-208
CategoryProgrammable logic devices    Programmable logic   
File Size457KB,82 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Environmental Compliance
Download Datasheet Parametric View All

A32200DXV-3PQG208C Overview

Field Programmable Gate Array, 1230 CLBs, 20000 Gates, CMOS, PQFP208, PLASTIC, QFP-208

A32200DXV-3PQG208C Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1822040146
package instructionFQFP,
Reach Compliance Codecompliant
JESD-30 codeS-PQFP-G208
JESD-609 codee3
length28 mm
Humidity sensitivity level3
Configurable number of logic blocks1230
Equivalent number of gates20000
Number of terminals208
Maximum operating temperature70 °C
Minimum operating temperature
organize1230 CLBS, 20000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeFQFP
Package shapeSQUARE
Package formFLATPACK, FINE PITCH
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height4.1 mm
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMATTE TIN
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
width28 mm
Integrator Series FPGAs
– 1200XL and 3200DX Familes
Fe atur es
High Capacity
2,500 to 40,000 logic gates
Up to 4 Kbits configurable dual-port SRAM
Fast wide-decode circuitry
Up to 288 user-programmable I/O Pins
225 MHz performance
5 ns Dual-Port SRAM Access
100 MHz FIFOs
7.5 ns 35-bit Address Decode
Cadence, Escalade, Exemplar, IST, Mentor Graphics,
Synopsys and Viewlogic
• JTAG 1149.1 Boundary Scan Testing
Ge ne r al D e s c r ip t i on
High Performance
Actel’s Integrator Series FPGAs are the first programmable
logic devices optimized for high-speed system logic
integration. Based on Actel's proprietary PLICE antifuse
technology and state-of-the-art 0.6-micron double metal
CMOS process, the Integrator Series devices offer a
fine-grained, register-rich architecture with the industry’s
fastest embedded dual-port SRAM and wide decode circuitry.
3200DX and 1200XL FPGAs were designed to integrate
system logic which is typically implemented in multiple
CPLDs, PALs and FPGAs. These devices provide the features
and performance required for today’s complex, high-speed
digital logic systems. The 3200DX family offers the industry’s
fastest dual-port SRAM for implementing fast FIFOs, LIFOs
and temporary data storage. The large number of storage
elements can efficiently address applications requiring wide
datapath manipulation and transformation functions such as
telecommunications, networking and DSP.
Ease-of-Integration
• Synthesis-friendly architecture supports ASIC design
methodologies
• 95–100% device utilization using automatic Place and
Route Tools
• Deterministic, user-controllable timing via DirectTime
software tools
• Supported by Actel Designer Series development system
with interfaces to popular design environments such as
In tegr ato r Seri es Product Pro fil e
Device
Capacity
A1225XL
A1240XL
A3265DX
A1280XL
A32100DX A32140DX A32200DX A32300DX A32400DX
Logic Gates
1
SRAM Bits
Logic Modules
2,500
N/A
231
220
N/A
NA
231
2
83
No
PL84
PQ100
VQ100
PG100
4,000
N/A
348
336
N/A
NA
348
2
104
No
PL84
PQ100
PQ144
TQ176
PG132
6,500
N/A
510
475
20
NA
510
2
126
No
PL84
PQ100
PQ160
TQ176
8,000
N/A
624
608
N/A
NA
624
2
140
No
PL84
PQ160
PQ208
TQ176
PG176
CQ172
10,000
2,048
700
662
20
8
700
6
152
Yes
PL84
PQ160
PQ208
TQ176
CQ84
14,000
N/A
954
912
24
NA
954
2
176
Yes
PL84
PQ160
PQ208
TQ176
CQ256
20,000
2,560
1,230
1,184
24
10
1,230
6
202
Yes
PQ208
RQ208
RQ240
CQ208
CQ256
30,000
3,072
1,888
1,833
28
12
1,888
6
250
Yes
RQ208
RQ240
CQ256
40,000
4,096
2,526
2,466
28
16
2,526
6
288
Yes
RQ240
Sequential
Combinatorial
Decode
SRAM Modules
(64x4 or 32x8)
Dedicated Flip-Flops
Clocks
User I/O
(maximum)
JTAG
Packages
Note 1:
Logic gate capacity does not include SRAM bits as logic.
S e p t e m b e r 19 9 7
1-9
© 1997 Actel Corporation
LSM6DSO Zynq FPGA Test Project
[i=s]This post was last edited by littleshrimp on 2020-3-31 10:23[/i]Tested using EBAZ4205 mining board LSM6DSO C-Driver-MEMS read_data_simple routine FPGA's PS SPI uses EMIO to connect external pins ...
littleshrimp MEMS sensors
STM32WB55 official resources
STMicroelectronics STM32 Dual-Core Multi-Protocol Wireless MCU STMicroelectronics STM32 dual-core multiprotocol wireless microcontroller (MCU) is an ultra-low-power 2.4GHz MCU system-on-chip (SoC). Th...
littleshrimp ST - Low Power RF
Toshiba Bluetooth
...
btty038 RF/Wirelessly
Problems with paste layer and solder layer
Pin 2 is a straight-in pad, and pin 8 is a surface mount pad. As shown in Figure 1, only open the silk screen layer and the top layer, then check the PCB board, and you will find that the green part o...
shaorc PCB Design
Prize-giving event: Show off your favorite electronic products
As an electronic engineer, who doesn’t have a few boards and electronic products? Then let’s show you the various electronic products you have! As an electronic engineer, do you also want to be a pers...
okhxyyo Special Edition for Assessment Centres

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号