MIC37501-3.3BR datasheet, PDF - EEWORLD Datasheet

MIC37501-3.3BR: Description3.3 V FIXED POSITIVE LDO REGULATOR, 0.5 V DROPOUT, PSSO7; CategoryPower/power management The power supply circuit; File Size340KB，11 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com

Download Datasheet Parametric View All

MIC37501-3.3BR Overview

3.3 V FIXED POSITIVE LDO REGULATOR, 0.5 V DROPOUT, PSSO7

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Microchip
Parts packaging code	MODULE
package instruction	, SMSIP7H,.4,50TB
Contacts	7
Reach Compliance Code	compli
ECCN code	EAR99
Adjustability	FIXED
Maximum drop-back voltage 1	0.5 V
Nominal dropback voltage 1	0.33 V
Maximum absolute input voltage	6.5 V
Maximum input voltage	6 V
Minimum input voltage	4.3 V
JESD-30 code	R-PSSO-G7
JESD-609 code	e0
length	9.395 mm
Maximum grid adjustment rate	0.0165%
Maximum load regulation	0.033%
Humidity sensitivity level	3
Number of functions	1
Output times	1
Number of terminals	7
Working temperatureTJ-Max	125 °C
Operating temperatureTJ-Mi	-40 °C
Maximum output current 1	5 A
Maximum output voltage 1	3.366 V
Minimum output voltage 1	3.234 V
Nominal output voltage 1	3.3 V
Package body material	PLASTIC/EPOXY
Encapsulate equivalent code	SMSIP7H,.4,50TB
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	240
Certification status	Not Qualified
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height	2.16 mm
surface mount	YES
technology	BIPOLAR
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	SINGLE
Maximum time at peak reflow temperature	30
Maximum voltage tolerance	2%
width	8 mm

Wireless secure communication terminal based on FPGA system on chip: ...; 至芯科技FPGA大牛 FPGA/CPLD

After cashing out 1.5 billion yuan, Mobike's post-80s founder left behind two unspoken rules for life: Author l Zhou ZuoluoSource l Zhou Zuoluo (ID: fangdushe520)On the evening of April 3, 2018, Mobike held a shareholders meeting regarding the acquisition by Meituan, and ultimately determined that Meit...; btty038 Talking

Three audio hardware interfaces: Three audio hardware interfaces: They are PCM (Pulse Code Modulation), IIS and AC97PCM pulse code modulation is the simplest audio interface and the easiest to implement. =The interface mainly include...; fish001 Analogue and Mixed Signal

RISC-V cross-compilation tool chain and the process of building a simulation environment: The process of building the RISCV simulator. If you have any questions, feel free to communicate.Building the RISC-V cross-compilation tool chain and building a simulation environment.School of Comput...; 木犯001号 FPGA/CPLD

Circuit principle help: Dear experts, as shown in the figure below, could someone explain the principle of this circuit to me? Thank you very much. If the input signal is a sinusoidal signal, is the output a DC signal or a s...; bioger Analog electronics

【New Year's Festival Competition】+ Characteristics of Southern Small Cities: [i=s]This post was last edited by 不足论 on 2019-2-15 22:23[/i] I have been wandering around the city, and usually only go back to my hometown during the Chinese New Year. My hometown is in a small villa...; 不足论 Talking

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components