TPS2321IPW datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Power/power management> The power supply circuit> TPS2321IPW

TPS2321IPW: Description2-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO16, GREEN, PLASTIC, TSSOP-16; CategoryPower/power management The power supply circuit; File Size1MB，27 Pages; ManufacturerRochester Electronics; Websitehttps://www.rocelec.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

TPS2321IPW Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	TPS2321IPW	-	-	View	Buy Now

TPS2321IPW Overview

2-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO16, GREEN, PLASTIC, TSSOP-16

TPS2321IPW Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Rochester Electronics
Parts packaging code	TSSOP
package instruction	GREEN, PLASTIC, TSSOP-16
Contacts	16
Reach Compliance Code	unknown
Other features	REQUIRES 3V TO 5.5V SUPPLY FOR CHANNEL 2
Adjustable threshold	YES
Analog Integrated Circuits - Other Types	POWER SUPPLY SUPPORT CIRCUIT
JESD-30 code	R-PDSO-G16
JESD-609 code	e4
length	5 mm
Humidity sensitivity level	1
Number of channels	2
Number of functions	1
Number of terminals	16
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	13 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	4.5 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal surface	NICKEL PALLADIUM GOLD
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	4.4 mm

Preview

Download Datasheet

View All

D ts e t

aa h e

R c e t r lc r nc

o h se Ee to is

Ma u a t r dCo o e t

n fc u e

mp n n s

R c e tr b a d d c mp n ns ae

o h se rn e

o oet r

ma ua trd u ig ete dewaes

n fcue sn i r i/ fr

p rh s d f m te oiia s p l r

uc a e r

o h r n l u pi s

o R c e tr waes rce td f m

r o h se

fr e rae r

te oiia I. Al rce t n ae

r nl P

l e rai s r

d n wi tea p o a o teOC

o e t h p rv l f h

P r aetse u igoiia fcoy

at r e td sn r n la tr

ts p o rmso R c e tr e eo e

e t rga

r o h se d v lp d

ts s lt n t g aa te p o u t

e t oui s o u rne

rd c

me t o e c e teOC d t s e t

es r x e d h

M aa h e.

Qu l yOv riw

e ve

• IO- 0 1

S 90

•A 92 cr ct n

S 1 0 et ai

• Qu l e Ma ua trr Ls (

ai d

n fcues it QML MI- R -

) LP F

385

•C a sQ Mitr

lay

•C a sVS a eL v l

p c ee

• Qu l e S p l r Ls o D sr uos( L )

ai d u pi s it f it b tr QS D

•R c e trsacic l u pir oD A a d

o h se i

r ia s p l t L n

me t aln u t a dD A sa d r s

es lid sr n L tn ad .

R c e tr lcrnc , L i c mmi e t

o h se Ee t is L C s o

tdo

s p ligp o u t ta s t f c so r x e t-

u pyn rd cs h t ai y u tme e p ca

t n fr u lya daee u loto eoiial

i s o q ai n r q a t h s r n l

s p l db id sr ma ua trr.

u pi

e yn ut

y n fcues

T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e

h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c

a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n

n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -

isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -

c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a

t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g

i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu

r xmu ai s

ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig

y e a e n rd c c aa tr t , e in smuai , r a l e t .

z o

0 3 ohs E cr i , L . lRg s eevd 7 1 0 3

e e oc

T l r m r, l s v iw wrcl . m

o e n oe p ae it w . e c o

o ec

TPS2320

TPS2321

www.ti.com

SLVS276F – MARCH 2000 – REVISED JULY 2013

DETAILED DESCRIPTION

DISCH1, DISCH2 –

DISCH1 and DISCH2 should be connected to the sources of the external N-channel

MOSFET transistors connected to GATE1 and GATE2, respectively. These pins discharge the loads when the

MOSFET transistors are disabled. They also serve as reference-voltage connections for internal gate voltage-

clamp circuitry.

ENABLE or ENABLE –

ENABLE for TPS2320 is active low. ENABLE for TPS2321 is active high. When the

controller is enabled, both GATE1 and GATE2 voltages will power up to turn on the external MOSFETs. When

the ENABLE pin is pulled high for TPS2320 or the ENABLE pin is pulled low for TPS2321 for more than 50 µs,

the gate of the MOSFET is discharged at a controlled rate by a current source, and a transistor is enabled to

discharge the output bulk capacitance. In addition, the device turns on the internal regulator PREREG (see

VREG) when enabled and shuts down PREREG when disabled so that total supply current is much less than

5μA.

FAULT –

FAULT is an open-drain overcurrent flag output. When an overcurrent condition in either channel is

sustained long enough to charge TIMER to 0.5 V, the overcurrent channel latches off and pulls FAULT low. The

other channel will run normally if not in overcurrent. In order to turn the channel back on, either the enable pin

has to be toggled or the input power has to be cycled.

GATE1, GATE2 –

GATE1 and GATE2 connect to the gates of external N-channel MOSFET transistors. When

the device is enabled, internal charge-pump circuitry pulls these pins up by sourcing approximately 15μA to each.

The turnon slew rates depend upon the capacitance present at the GATE1 and GATE2 terminals. If desired, the

turnon slew rates can be further reduced by connecting capacitors between these pins and ground. These

capacitors also reduce inrush current and protect the device from false overcurrent triggering during power up.

The charge-pump circuitry will generate gate-to-source voltages of 9 V-12 V across the external MOSFET

transistors.

IN1, IN2 –

IN1 and IN2 should be connected to the power sources driving the external N-channel MOSFET

transistors connected to GATE1 and GATE2, respectively. The TPS2320/TPS2321 draws its operating current

from IN1, and both channels will remain disabled until the IN1 power supply has been established. The IN1

channel has been constructed to support 3-V, 5-V, or 12-V operation, while the IN2 channel has been

constructed to support 3-V or 5-V operation

ISENSE1, ISENSE2, ISET1, ISET2 –

ISENSE1 and ISENSE2, in combination with ISET1 and ISET2, implement

overcurrent sensing for GATE1 and GATE2. ISET1 and ISET2 set the magnitude of the current that generates

an overcurrent fault, through external resistors connected to ISET1 and ISET2. An internal current source draws

50 µA from ISET1 and ISET2. With a sense resistor from IN1 to ISENSE1 or from IN2 to ISENSE2, which is also

connected to the drains of external MOSFETs, the voltage on the sense resistor reflects the load current. An

overcurrent condition is assumed to exist if ISENSE1 is pulled below ISET1 or if ISENSE2 is pulled below ISET2.

To ensure proper circuit breaker operation, V

I(ISENSE1)

and V

I(ISET1)

should never exceed V

I(IN1)

. Similarly,

I(ISENSE2)

and V

I(ISET2)

should never exceed V

I(IN2)

TIMER –

A capacitor on TIMER sets the time during which the power switch can be in overcurrent before turning

off. When the overcurrent protection circuits sense an excessive current, a current source is enabled which

charges the capacitor on TIMER. Once the voltage on TIMER reaches approximately 0.5 V, the circuit-breaker

latch is set and the power switch is latched off. Power must be recycled or the ENABLE pin must be toggled to

restart the controller. In high-power or high-temperature applications, a minimum 50-pF capacitor is strongly

recommended from TIMER to ground, to prevent any false triggering.

VREG –

VREG is the output of an internal low-dropout voltage regulator, where IN1 is the input. The regulator is

used to generate a regulated voltage source, less than 5.5 V, for the device. A 0.1-μF ceramic capacitor should

be connected between VREG and ground to aid in noise rejection. In this configuration, upon disabling the

device, the internal low-dropout regulator will also be disabled, which removes power from the internal circuitry

and allows the device to be placed in low-quiescent-current mode. In applications where IN1 is less than5.5 V,

VREG and IN1 may be connected together. However, under these conditions, disabling the device will not place

the device in low-quiescent-current mode, because the internal low-dropout voltage regulator is being bypassed,

thereby keeping internal circuitry operational. If VREG and IN1 are connected together, a 0.1-μF ceramic

capacitor between VREG and ground is not needed if IN1 already has a bypass capacitor of 1μF to 10μF.

Submit Documentation Feedback

Product Folder Links:

TPS2320 TPS2321

TPS2321IPW Related Products

	TPS2321IPW	TPS2320IDR	TPS2320ID	TPS2321ID
Description	2-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO16, GREEN, PLASTIC, TSSOP-16	2-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO16, GREEN, PLASTIC, MS-012AC, SOIC-16	2-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO16, GREEN, PLASTIC, MS-012AC, SOIC-16	2-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO16, GREEN, PLASTIC, MS-012AC, SOIC-16
Is it lead-free?	Lead free	Lead free	Lead free	Lead free
Is it Rohs certified?	conform to	conform to	conform to	conform to
Parts packaging code	TSSOP	SOIC	SOIC	SOIC
package instruction	GREEN, PLASTIC, TSSOP-16	GREEN, PLASTIC, MS-012AC, SOIC-16	GREEN, PLASTIC, MS-012AC, SOIC-16	GREEN, PLASTIC, MS-012AC, SOIC-16
Contacts	16	16	16	16
Reach Compliance Code	unknown	unknown	unknown	unknown
Other features	REQUIRES 3V TO 5.5V SUPPLY FOR CHANNEL 2	REQUIRES 3V TO 5.5V SUPPLY FOR CHANNEL 2	REQUIRES 3V TO 5.5V SUPPLY FOR CHANNEL 2	REQUIRES 3V TO 5.5V SUPPLY FOR CHANNEL 2
Adjustable threshold	YES	YES	YES	YES
Analog Integrated Circuits - Other Types	POWER SUPPLY SUPPORT CIRCUIT	POWER SUPPLY SUPPORT CIRCUIT	POWER SUPPLY SUPPORT CIRCUIT	POWER SUPPLY SUPPORT CIRCUIT
JESD-30 code	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16
JESD-609 code	e4	e4	e4	e4
length	5 mm	9.9 mm	9.9 mm	9.9 mm
Humidity sensitivity level	1	1	1	1
Number of channels	2	2	2	2
Number of functions	1	1	1	1
Number of terminals	16	16	16	16
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	SOP	SOP	SOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260	260	260	260
Maximum seat height	1.2 mm	1.75 mm	1.75 mm	1.75 mm
Maximum supply voltage (Vsup)	13 V	13 V	13 V	13 V
Minimum supply voltage (Vsup)	3 V	3 V	3 V	3 V
Nominal supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V
surface mount	YES	YES	YES	YES
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.65 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	4.4 mm	3.9 mm	3.9 mm	3.9 mm

Recommended Resources

MC34063 reverse pole converter circuit

CMOS and transistor interface circuit

25mA floating current source circuit diagram

Strong light circuit

555 mobile lighting program controller circuit

Sine wave square-triangle wave oscillator with linear/logarithmic sweep

【Smart Network Desk Lamp】3. ESP32-S2 + lvgl usage: [i=s] This post was last edited by hehung on 2022-8-23 21:07 [/i] # Past sharing [【2022 Digi-Key Innovation Design Competition】Latest unboxing post](https://en.eeworld.com/bbs/thread-1212955-1-1.html ...; hehung DigiKey Technology Zone

Is there any replacement for ATSAME51J20A?: Does anyone have any recommendations for domestic chips to replace ATSAME51J20A?...; gxxq Domestic Chip Exchange

【Renesas CPK-RA2L1 Development Board】Review - 0: Starting from IDE: [i=s]This post was last edited by MianQi on 2022-11-5 17:54[/i]Renesas' e studio is the fourth Eclipse-based IDE I have used. The previous three were: ST's STM32CubeIDE , TI's Code Composer Studio IDE...; MianQi Renesas Electronics MCUs

STM32MP157A-DK1 Review (3) Cortex-A7 lights up: [i=s]This post was last edited by cruelfox on 2020-4-19 08:46[/i]　　Although I can use the onboard ST-Link to debug the STM32MP157 through the SWD port, I encountered unexpected situations during the e...; cruelfox Special Edition for Assessment Centres

Low-side current sensing for high-performance, cost-sensitive applications: Applications that require control of motors usually include some type of current sensing circuitry. The ability to sense the current through the motor can help designers make adjustments such as speed...; Aguilera Analogue and Mixed Signal

Analog Characteristics of Digital Circuits: ...; 至芯科技FPGA大牛 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components