Changes to Features Section ............................................................1
Changes to Table 8 ..........................................................................10
Changes to Square Pixel Mode Section........................................18
Changes to Figure 37 ......................................................................29
Changes to Figure 42 ......................................................................33
Changes to Subcarrier Frequency Registers 3 to 0 Section .......35
Changes to Figure 45 ......................................................................35
Changes to Figure 82 ......................................................................48
Changes to Ordering Guide...........................................................62
6/02—Starting Rev. A to Rev. B
Changes to SPECIFICATIONS .......................................................3
Changes to PACKAGE THERMAL PERFORMANCE section...9
Rev. B | Page 3 of 64
ADV7170/ADV7171
SPECIFICATIONS
V
AA
= 5 V ± 5%
1
, V
REF
= 1.235 V, R
SET
= 150 Ω. All specifications T
MIN
to T
MAX2
, unless otherwise noted.
Table 1.
Parameter
STATIC PERFORMANCE
Resolution (Each DAC)
Accuracy (Each DAC)
Integral Nonlinearity
Differential Nonlinearity
DIGITAL INPUTS
Input High Voltage, V
INH
Input Low Voltage, V
INL
Input Current, I
IN
Input Capacitance, C
IN
DIGITAL OUTPUTS
Output High Voltage, V
OH
Output Low Voltage, V
OL
Three-State Leakage Current
Three-State Output Capacitance
ANALOG OUTPUTS
Output Current
3
Output Current
4
DAC-to-DAC Matching
Output Compliance, V
OC
Output Impedance, R
OUT
Output Capacitance, C
OUT
VOLTAGE REFERENCE
Reference Range, V
REF
POWER REQUIREMENTS
5
V
AA
Normal Power Mode
I
DAC
(max)
6
I
DAC
(min)
6
I
CCT7
Low Power Mode
I
DAC
(max)
6
I
DAC
(min)
6
I
CCT7
Sleep Mode
I
DAC8
I
CCT9
Power Supply Rejection Ratio
1
2
Conditions
1
Min
Typ
Max
10
Unit
Bits
LSB
LSB
V
V
µA
pF
V
V
µA
pF
mA
mA
%
V
kΩ
pF
V
V
mA
mA
mA
mA
mA
mA
µA
µA
%/%
R
SET
= 300 Ω
Guaranteed monotonic
2
V
IN
= 0.4 V or 2.4 V
±0.6
±1
0.8
±1
10
I
SOURCE
= 400 µA
I
SINK
= 3.2 mA
2.4
0.4
10
10
R
SET
= 150 Ω, R
L
= 37.5 Ω
R
SET
= 1041 Ω, R
L
= 262.5 Ω
3
34.7
5
1.5
30
37
0
I
OUT
= 0 mA
I
VREFOUT
= 20 µA
1.142
4.75
R
SET
= 150 Ω, R
L
= 37.5 Ω
R
SET
= 1041 Ω, R
L
= 262.5 Ω
1.235
5.0
150
20
75
80
20
75
0.1
0.001
0.01
+1.4
30
1.327
5.25
155
95
95
COMP = 0.1 µF
0.5
The min/max specifications are guaranteed over this range. The min/max values are typical over 4.75 V to 5.25 V.
Ambient temperature range T
MIN
to T
MAX
: −40°C to +85°C. The die temperature, T
J
, must always be kept below 110°C.
3
Full drive into 37.5 Ω doubly terminated load.
4
Minimum drive current (used with buffered/scaled output load).
5
Power measurements are taken with clock frequency = 27 MHz. Max T
J
= 110°C.
6
I
DAC
is the total current (min corresponds to 5 mA output per DAC; max corresponds to 37 mA output per DAC) to drive all four DACs. Turning off individual DACs
reduces I
DAC
correspondingly.
7
I
CCT
(circuit current) is the continuous current required to drive the device.
A few questions about 4G signal indicators. In what range are these values considered good signal quality? In addition, some experts suggested that we just read the ECL value, 0 is the best and 2 is t...
[i=s]This post was last edited by jinglixixi on 2022-5-18 11:00[/i]Project BackgroundThe environment is an important living condition that affects us, so it is very necessary to detect its status. The...
The development of vehicle communication technology has evolved from serial communication to industrial bus and then to bus network. With the increase of vehicle electronic control and information dev...
The success of tape-out is undoubtedly the common goal of all chip developers, otherwise the time-consuming and long-lasting efforts and the high costs of tape-out will be wasted. FPGA-based prototype...
In the previous article, we introduced the relevant performance after unpacking. In this article, we use two routines to complete the initial development test.First, we unzip the SDK. There are some c...