SN54HC112J-00 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SN54HC112J-00

SN54HC112J-00: DescriptionHC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16; Categorylogic logic; File Size647KB，18 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SN54HC112J-00 Overview

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16

SN54HC112J-00 Parametric

Parameter Name	Attribute value
Maker	Texas Instruments
package instruction	DIP,
Reach Compliance Code	unknown
series	HC/UH
JESD-30 code	R-GDIP-T16
length	19.56 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	J-K FLIP-FLOP
Number of digits	2
Number of functions	2
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	COMPLEMENTARY
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
propagation delay (tpd)	37 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Trigger type	NEGATIVE EDGE
width	7.62 mm
minfmax	17 MHz

SN54HC112J-00 Related Products

	SN54HC112J-00	SN74HC112DR-00	SN74HC112N-00	SN74HC112D-00	SN54HC112FK	SN54HC112FKR	SN54HC112FK-00	SN54HC112WR	SN74HC112N-10
Description	HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16	HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16	HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16	HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16	HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20, CERAMIC, CC-20	HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20, CERAMIC, LCC-20	HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20	HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16, CERAMIC, FP-16	HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
package instruction	DIP,	SOP,	DIP,	SOP,	QCCN, LCC20,.35SQ	QCCN,	QCCN,	DFP,	DIP,
Reach Compliance Code	unknown	unknown	unknown	unknown	not_compliant	unknown	unknown	unknown	unknown
Maker	Texas Instruments	-	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
series	HC/UH	HC/UH	HC/UH	-	HC/UH	HC/UH	HC/UH	HC/UH	HC/UH
JESD-30 code	R-GDIP-T16	R-PDSO-G16	R-PDIP-T16	-	S-CQCC-N20	S-CQCC-N20	S-CQCC-N20	R-GDFP-F16	R-PDIP-T16
length	19.56 mm	9.9 mm	19.305 mm	-	8.89 mm	8.89 mm	8.89 mm	10.2 mm	19.305 mm
Load capacitance (CL)	50 pF	50 pF	50 pF	-	50 pF	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	-	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP	J-K FLIP-FLOP
Number of digits	2	2	2	-	2	2	2	2	2
Number of functions	2	2	2	-	2	2	2	2	2
Number of terminals	16	16	16	-	20	20	20	16	16
Maximum operating temperature	125 °C	85 °C	85 °C	-	125 °C	125 °C	125 °C	125 °C	85 °C
Minimum operating temperature	-55 °C	-40 °C	-40 °C	-	-55 °C	-55 °C	-55 °C	-55 °C	-40 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	-	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Package body material	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	PLASTIC/EPOXY	-	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY
encapsulated code	DIP	SOP	DIP	-	QCCN	QCCN	QCCN	DFP	DIP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	-	SQUARE	SQUARE	SQUARE	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	SMALL OUTLINE	IN-LINE	-	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	FLATPACK	IN-LINE
propagation delay (tpd)	37 ns	31 ns	31 ns	-	185 ns	185 ns	37 ns	185 ns	31 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	1.75 mm	5.08 mm	-	2.03 mm	2.03 mm	2.03 mm	2.03 mm	5.08 mm
Maximum supply voltage (Vsup)	6 V	6 V	6 V	-	6 V	6 V	6 V	6 V	6 V
Minimum supply voltage (Vsup)	2 V	2 V	2 V	-	2 V	2 V	2 V	2 V	2 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	-	5 V	5 V	5 V	5 V	5 V
surface mount	NO	YES	NO	-	YES	YES	YES	YES	NO
technology	CMOS	CMOS	CMOS	-	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	INDUSTRIAL	INDUSTRIAL	-	MILITARY	MILITARY	MILITARY	MILITARY	INDUSTRIAL
Terminal form	THROUGH-HOLE	GULL WING	THROUGH-HOLE	-	NO LEAD	NO LEAD	NO LEAD	FLAT	THROUGH-HOLE
Terminal pitch	2.54 mm	1.27 mm	2.54 mm	-	1.27 mm	1.27 mm	1.27 mm	1.27 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	-	QUAD	QUAD	QUAD	DUAL	DUAL
Trigger type	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	-	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE
width	7.62 mm	3.9 mm	7.62 mm	-	8.89 mm	8.89 mm	8.89 mm	6.73 mm	7.62 mm
minfmax	17 MHz	20 MHz	20 MHz	-	20 MHz	20 MHz	17 MHz	20 MHz	20 MHz

Recommended Resources

One of the load limiter circuits using 555 time base integrated circuit

50g circuit self-test circuit

Battery voltage monitoring circuit diagram using LM324

555 liquid level monitoring alarm circuit

band stop filter circuit

SPC1000A type 6-in-1 voice circuit

Download TE's latest trend report "Antenna Considerations When Designing Wireless Communication Systems" and answer questions to win prizes!: [Event Details] Download TE's latest trend report "Antenna Factors to Consider When Designing Wireless Communication Systems" and answer questions to win prizes![Event time] From now until November 30...; EEWORLD社区 RF/Wirelessly

L3 value range: L3 value range@ 30 ~ 1000MHz...; btty038 Circuit Observation Room

EEWORLD University Hall----Live playback: TI Zigbee 3.0 and multi-protocol solutions: Live playback: TI Zigbee 3.0 and multi-protocol solutions : https://training.eeworld.com.cn/course/4875...; hi5 Integrated technical exchanges

Xiaomi Mi 10 makes GaN popular! Learn about GaN simulation modeling in 10 minutes: 01 GaN’s Highlight MomentXiaomi held a press conference on February 13th, where it not only released its latest flagship phone, but also its first charger using GaN gallium nitride material. For a tim...; btty038 RF/Wirelessly

Has the United States loosened its grip? TSMC has obtained permission to supply Huawei, and the NBA can also be watched!: As China's "national scientific research team" and private enterprises such as Huawei join forces to accelerate the breakthrough of core chip technology, the US attitude has also changed, and supply l...; eric_wang Talking

When using IP to generate PLL clock, ISE warning 1127 appears. How to eliminate it?: [i=s]This post was last edited by DevilMayCry on 2017-11-5 23:51[/i] As the title says, when using IP to generate PLL clock in ISE14.7, there will always be two warnings as follows: [color=#ffa500]HDL...; DevilMayCry EE_FPGA Learning Park

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components