FS6131-01G datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> The signal circuit> FS6131-01G

FS6131-01G: DescriptionPLL FREQUENCY SYNTHESIZER, 27 MHz, PDSO16; CategoryAnalog mixed-signal IC The signal circuit; File Size486KB，44 Pages; ManufacturerON Semiconductor; Websitehttp://www.onsemi.cn

Download Datasheet Parametric Compare View All

FS6131-01G Overview

PLL FREQUENCY SYNTHESIZER, 27 MHz, PDSO16

FS6131-01G Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	ON Semiconductor
Parts packaging code	SOIC
package instruction	0.150 INCH, GREEN, SOP-16
Contacts	16
Reach Compliance Code	not_compliant
Analog Integrated Circuits - Other Types	PLL FREQUENCY SYNTHESIZER
JESD-30 code	R-PDSO-G16
JESD-609 code	e3/e4
length	9.89 mm
Number of functions	1
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	MATTE TIN/NICKEL PALLADIUM GOLD
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
width	3.9 mm
Base Number Matches	1

Preview

Download Datasheet

View All

FS6131

Programmable Line Lock Clock Generator IC

1.0 Key Features

•

Complete programmable control via I

C™-bus

Selectable CMOS or PECL compatible outputs

External feedback loop capability allows genlocking

Tunable VCXO loop for jitter attenuation

2.0 General Description

The FS6131-01 is a monolithic CMOS clock generator/regenerator IC designed to minimize cost and component count in a variety of

electronic systems. Via the I C-bus interface, the FS6131-01 can be adapted to many clock generation requirements.

The ability to tune the on-board voltage-controlled crystal oscillator (VCXO), the length of the reference and feed-back dividers, their

granularity, and the flexibility of the post divider make the FS6131-01 the most flexible stand-alone phase-locked loop (PLL) clock

generator available.

3.0 Applications

•

Frequency synthesis

Line-locked and genlock applications

Clock multiplication

Telecom jitter attenuation

SCL

SDA

ADDR

VSS

XIN

XOUT

XTUNE

VDD

CLKN

CLKP

VDD

FBK

REF

VSS

EXTLF

LOCK/IPRG

FS6131

16-pin 0.150" SOIC

Figure 1: Pin Configuration

May 2008 – Rev. 4

Publication Order Number:

FS6131/D

FS6131

4.0 Functional Block Description

4.1 Main Loop PLL

The main loop phase locked loop (ML-PLL) is a standard phase- and frequency- locked loop architecture. As shown in

Error!

Reference source not found.,

the ML-PLL consists of a reference divider, a phase-frequency detector (PFD), a charge pump, an

internal loop filter, a voltage-controlled oscillator (VCO), a feedback divider, and a post divider.

During operation, the reference frequency (f

REF

), generated by either the on-board crystal oscillator or an external frequency source, is

first reduced by the reference divider. The integer value that the frequency is divided by is called the modulus, and is denoted as N

for

the reference divider. The divided reference is then fed into the PFD.

The PFD controls the frequency of the VCO (f

VCO

) through the charge pump and loop filter. The VCO provides a high-speed, low noise,

continuously variable frequency clock source for the ML-PLL. The output of the VCO is fed back to the PFD through the feedback

divider (the modulus is denoted by N

) to close the loop.

The PFD will drive the VCO up or down in frequency until the divided reference frequency and the divided VCO frequency appearing at

the inputs of the PFD are equal. The input/output relationship between the reference frequency and the VCO frequency is

VCO

REF

If the VCO frequency is used as the PLL output frequency (f

CLK

) then the basic PLL equation can be rewritten as

⎛

⎞

CLK

REF

⎜

⎟

⎜

⎟

⎝

⎠

4.1.1. Reference Divider

The reference divider is designed for low phase jitter. The divider accepts either the output of either the crystal loop (the VCXO output)

or an external reference frequency, and provides a divided-down frequency to the PFD. The reference divider is a 12-bit divider, and

can be programmed for any modulus from 1 to 4095. See both Table 3 and Table 8 for additional programming information.

4.1.2. Feedback Divider

The feedback divider is based on a dual-modulus pre-scaler technique. The technique allows the same granularity as a fully

programmable feedback divider, while still allowing the programmable portion to operate at low speed. A high-speed pre-divider (also

called a prescaler) is placed between the VCO and the programmable feedback divider because of the high speeds at which the VCO

can operate. The dual-modulus technique insures reliable operation at any speed that the VCO can achieve and reduces the overall

power consumption of the divider.

For example, a fixed divide-by-eight could be used in the feedback divider. Unfortunately, a divide-by-eight would limit the effective

modulus of the feedback divider path to multiples of eight. The limitation would restrict the ability of the PLL to achieve a desired input-

frequency-to-output frequency ratio without making both the reference and feedback divider values comparatively large. Large divider

moduli are generally undesirable due to increased phase jitter.

Rev. 4 | Page 3 of 44 | www.onsemi.com

FS6131-01G Related Products

	FS6131-01G	FS6131	FS6131-01	FS6131_08
Description	PLL FREQUENCY SYNTHESIZER, 27 MHz, PDSO16	PLL FREQUENCY SYNTHESIZER, 27 MHz, PDSO16	PLL FREQUENCY SYNTHESIZER, 27 MHz, PDSO16	PLL FREQUENCY SYNTHESIZER, 27 MHz, PDSO16

Recommended Resources

PCF8591 hardware interface (circuit diagram pin diagram)

Motor protection circuit

The structure and working principle diagram of various protection circuits c

Music metronome circuit

External control circuit of general frequency converter

Bootstrap staircase wave circuit

Ground interference problem? (Attached circuit diagram, powered by USB 5V 1A): [i=s]This post was last edited by hau30729 on 2019-11-21 13:56[/i]Ground interference problem?I am currently doing an experiment to test water quality (pH, dissolved oxygen, etc.). The water quality t...; hau30729 Analog electronics

GD32 unboxing photos: I've been busy these days. I just got the package back from the cabinet. I opened the box and took a look at the beautiful photos.The board is well made. It's the first time I powered it on. It functi...; qq4988 GD32 MCU

IMX6 Linux system compilation manual: [b]MY-IMX6 Linux-4.1.15 Compilation Reference Manual[/b][color=rgb(37, 37, 37)][font=sans-serif][size=0.875em] [size=13.3px][align=center][b]Directory[/b][size=12.502px] [[color=rgb(11, 0, 128)][url=h...; 明远智睿Lan ARM Technology

Geek DIY: RFID thief builds a long-distance penetration weapon: This article uses the latest penetration tool Tastic RFID Thief and RFID induction cracking technology to gain access to some secure buildings. [/font][/color][/b] [/size][align=center][color=rgb(50, ...; 电机知多少 RF/Wirelessly

Survey on the future of domestic mobile phones: Guess who set the record for the lowest price of new models in the Chinese mobile phone market this year? Was it Bird? Or TCL? Or AUX, which always launches "low-price storms"? The answer is none of t...; xiaoxin RF/Wirelessly

XC3S200A chip loading problem: XC3S200A is set to Master SPI Mode. Some chips load and work normally after power on, but some chips do not load at all and there is no clock signal. Is the chip broken or does it need to be configure...; sxlyxmail FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components