GS8342T18GE-400IT datasheet, PDF

Datasheet> All Categories > storage> storage> GS8342T18GE-400IT

GS8342T18GE-400IT: DescriptionStandard SRAM, 2MX18, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, BGA-165; Categorystorage storage; File Size783KB，33 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/; Environmental Compliance

Download Datasheet Parametric View All

GS8342T18GE-400IT Overview

Standard SRAM, 2MX18, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, BGA-165

GS8342T18GE-400IT Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	GSI Technology
Parts packaging code	BGA
package instruction	BGA,
Contacts	165
Reach Compliance Code	compliant
ECCN code	3A991.B.2.B
Maximum access time	0.45 ns
Other features	PIPELINED ARCHITECTURE
JESD-30 code	R-PBGA-B165
JESD-609 code	e1
length	17 mm
memory density	37748736 bit
Memory IC Type	STANDARD SRAM
memory width	18
Humidity sensitivity level	3
Number of functions	1
Number of terminals	165
word count	2097152 words
character code	2000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	2MX18
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN SILVER COPPER
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15 mm

Preview

Download Datasheet

View All

Preliminary

GS8342T08/18/36E-400/300/250/200/167

165-Bump BGA

Commercial Temp

Industrial Temp

Features

• Simultaneous Read and Write SigmaCIO™ Interface

• Common I/O bus

• JEDEC-standard pinout and package

• Double Data Rate interface

• Byte Write (x36 and x18) and Nybble Write (x8) function

• Burst of 2 Read and Write

• 1.8 V +150/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

• Pipelined read operation with self-timed Late Write

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• IEEE 1149.1 JTAG-compliant Boundary Scan

• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package

• Pin-compatible with present 9Mb and 18Mb and future 72Mb

and 144Mb devices

36Mb SigmaCIO DDR-II

Burst of 2 SRAM

167 MHz–400 MHz

1.8 V V

1.8 V and 1.5 V I/O

Bottom View

165-Bump, 15 mm x 17 mm BGA

1 mm Bump Pitch, 11 x 15 Bump Array

clock inputs, not differential inputs. If the C clocks are tied

high, the K clocks are routed internally to fire the output

registers instead.

Common I/O x36 and x18 SigmaCIO DDR-II B2 RAMs

always transfer data in two packets. When a new address is

loaded, A0 presets an internal 1 bit address counter. The

counter increments by 1 (toggles) for each beat of a burst of

two data transfer.

Common I/O x8 SigmaCIO DDR-II B2 RAMs always transfer

data in two packets. When a new address is loaded, the LSB

is internally set to 0 for the first read or write transfer, and

incremented by 1 for the next transfer. Because the LSB is

tied off internally, the address field of a x8 SigmaCIO DDR-II

B4 RAM is always one address pin less than the advertised

index depth (e.g., the 4M x 8 has a 2M addressable index).

SigmaCIO™ Family Overview

The GS8342T08/18/36E are built in compliance with the

SigmaCIO DDR-II SRAM pinout standard for Common I/O

synchronous SRAMs. They are 37,748,736-bit (36Mb)

SRAMs. The GS8342T08/18/36E SigmaCIO SRAMs are just

one element in a family of low power, low voltage HSTL I/O

SRAMs designed to operate at the speeds needed to implement

economical high performance networking systems.

Clocking and Addressing Schemes

The GS8342T08/18/36E SigmaCIO DDR-II SRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer. The device also allows the user to manipulate the

output register clock inputs quasi independently with the C and

C clock inputs. C and C are also independent single-ended

Parameter Synopsis

-400

tKHKH

tKHQV

2.5 ns

0.45 ns

-300

3.3 ns

0.45 ns

-250

4.0 ns

0.45 ns

-200

5.0 ns

0.45 ns

-167

6.0 ns

0.5 ns

Rev: 1.00d 1/2004

1/33

Specifications cited are design targets and are subject to change without notice. For latest documentation contact your GSI representative.

Recommended Resources

Transistor based counting circuit diagram

Mobile phone emergency charger circuit diagram produced by LM3578

Mains transformer 12V switching regulator composed of WS157

Separately excited frequency conversion circuit

875p computer motherboard circuit diagram_030

[TI Live Review] TI Robot System Learning Kit Lecture (including video, ppt, QA): [font=微软雅黑]Live broadcast time: December 21, 2018[/font][font=微软雅黑][color=DarkRed][b]Live broadcast content:[/b][/color][/font] [size=3][color=#118899][url=https://university.ti.com/zh-cn/faculty/ti-r...; nmg TI Technology Forum

[AB32VG1 development board review] MINI environmental status detector (and final report): [i=s]This post was last edited by jinglixixi on 2021-9-24 23:12[/i]The environment is an important condition for our survival, so it is necessary to understand it. Due to time constraints, only the te...; jinglixixi Domestic Chip Exchange

mpy allows passing bytes/bytearray to json.loads: extmod/modujson: Support passing bytes/bytearray to json.loads for compatibility with cpython and reduced memory usage...; dcexpert MicroPython Open Source section

Raspberry Pi Pico Review - Pico Unboxing & Data Preparation: [i=s]This post was last edited by gao_hex on 2021-3-22 12:04[/i]Pico UnboxingData Preparation First time writing an unboxing article1. Related MaterialsPico Chinese official website: https://pico.org....; gao_hex Innovation Lab

In a single-chip microcomputer system, is it better to use interrupts or program scanning for key detection?: It is often necessary to detect buttons in circuits. In practical experience, do you think it is better to scan buttons regularly in software or to set the GPIO ports related to buttons as interrupts ...; lingking Integrated technical exchanges

Adjusted the three axes of ufun: Acceleration: [X]-278mg Acceleration: [Y]-37mg Acceleration: [Z]985mg Angle: [X]-15.77° Angle: [Y]-2.16° Angle: [Z]89.12°Acceleration: [X]-274mg Acceleration: [Y]-36mg Acceleration: [Z]990mg Angle: [X...; kangkls stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components