JDUGCMERATFREQ datasheet, PDF - EEWORLD Datasheet

JDUGCMERATFREQ: DescriptionPECL Output Clock Oscillator, 15MHz Min, 170MHz Max; CategoryPassive components oscillator; File Size122KB，8 Pages; ManufacturerVectron International, Inc.; Websitehttp://www.vectron.com/; Environmental Compliance

Download Datasheet Parametric View All

JDUGCMERATFREQ Overview

PECL Output Clock Oscillator, 15MHz Min, 170MHz Max

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Vectron International, Inc.
Reach Compliance Code	compliant
Maximum control voltage	3 V
Minimum control voltage
maximum descent time	1 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	50 ppm
JESD-609 code	e4
Manufacturer's serial number	J
Installation features	SURFACE MOUNT
Maximum operating frequency	170 MHz
Minimum operating frequency	15 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
Oscillator type	PECL
physical size	13.97mm x 8.89mm x 4.49mm
longest rise time	1 ns
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	45/55 %
Terminal surface	Gold (Au) - with Nickel (Ni) barrier

Summary of issues that should be paid attention to when designing analog circuits: The design of analog circuits is the most troublesome but also the most fatal design part for engineers! We have summarized the issues that should be paid attention to in analog circuit design and sha...; Jacktang Analogue and Mixed Signal

I make a bubble on time: Just to make some bubbles and prepare to boil water{:1_138:}:congratulate:{:1_144:}...; btty038 RF/Wirelessly

Electronic circuit and EMI/EMC design analysis: Electronic circuit and EMI/EMC design analysis[ Print ][ Return ]For a good electronic product, in addition to the functions of the product itself, the technical level of circuit design and electromag...; fighting Analog electronics

Playing with Zynq Serial 44——[ex63] Image smoothing processing of MT9V034 camera: 1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system. At the beginning of power-on, the FPGA needs to initialize the register configurat...; ove学习使我快乐 FPGA/CPLD

[2022 Digi-Key Innovation Design Competition] Material Unboxing STM32H745I-DISCO: First of all, I would like to thank Digi-KeyEEWORLD for providing the opportunity. I placed an order with Digi-Key on the evening of June 15th, and received a notification from SF-Express on the 27th ...; Juggernaut DigiKey Technology Zone

Supplementary chapter of motor PID control - Introduction to the serial port protocol of the Wildfire host computer: 0 Introduction The series of articles on motor PID control introduced earlier ( Advanced Motor Control 3 - PID Cascade Control ) have attracted the attention of many electronics enthusiasts, but also ...; DDZZ669 Motor Drive Control（Motor Control）

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components