CD74HC10M datasheet, PDF - EEWORLD Datasheet

CD74HC10M: DescriptionNAND GATE; Categorylogic logic; File Size1MB，25 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet Parametric View All

CD74HC10M Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	CD74HC10M	-	-	View	Buy Now

NAND GATE

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Renesas Electronics Corporation
package instruction	SOP, SOP14,.25
Reach Compliance Code	not_compliant
series	HC/UH
JESD-30 code	R-PDSO-G14
JESD-609 code	e0
Load capacitance (CL)	50 pF
Logic integrated circuit type	NAND GATE
MaximumI(ol)	0.004 A
Number of functions	3
Number of entries	3
Number of terminals	14
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP14,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
power supply	2/6 V
Prop。Delay @ Nom-Sup	30 ns
propagation delay (tpd)	125 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL

Toshiba TLP3547 Review: The finished product is shipped, and the product is tested comparatively. There are a lot of pictures for everyone to learn and verify. 1. The platform is consistent, and there are pictures as evidenc...; btty038 Toshiba Photorelays TLP3547 Review

AD 3D component package library: AD 3D component package library[color = # 252525][size = 14px] Network disk download address: [/size] [/color] [hide] Link: [url] https://pan.baidu.com/s/1DwWVNDB8PYNgUkDCMrhMxA [/url] Extraction code...; mcufz PCB Design

How Operational Amplifiers Work: [size=4] The operational amplifier has two input terminals and one output terminal, as shown in Figure 1-1. The input terminal marked with a "+" sign is the "non-inverting input terminal" and cannot b...; qwqwqw2088 Analogue and Mixed Signal

Most EMI problems are related to clock signals.: [size=4][color=#000000][backcolor=white] With the development of technology, the clock frequency of digital signals is getting higher and higher, and the circuit system has put forward higher and high...; Jacktang Analogue and Mixed Signal

Differential amplifier circuit: [:O]Differential amplifier circuitBasic concepts:　　　　Figure 6.7 shows a linear amplifier, which has two input terminals, connected to signals vi1 and vi2 respectively ; the signal at the output termi...; fighting Analog electronics

[Xiao Meige SoC] How to view the number of GPIO added on the FPGA side of the SoC FPGA system and use interrupts: Xiao Mei has been working hard to systematically organize the development methods of Intel SoC FPGA. (YY self-entertainment). Problem Description: I was stuck for several years because of the interrup...; 小梅哥 Altera SoC

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components