EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SN54HC273WR

Description
HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP20, CERAMIC, FP-20
Categorylogic    logic   
File Size1MB,24 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Stay tuned Parametric Compare

SN54HC273WR Overview

HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP20, CERAMIC, FP-20

SN54HC273WR Parametric

Parameter NameAttribute value
MakerTexas Instruments
Parts packaging codeDFP
package instructionDFP,
Contacts20
Reach Compliance Codeunknown
seriesHC/UH
JESD-30 codeR-GDFP-F20
length13.09 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeD FLIP-FLOP
Number of digits8
Number of functions1
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityTRUE
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
propagation delay (tpd)240 ns
Certification statusNot Qualified
Maximum seat height2.54 mm
Maximum supply voltage (Vsup)6 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
Trigger typePOSITIVE EDGE
width6.92 mm
minfmax21 MHz

SN54HC273WR Related Products

SN54HC273WR SN74HC273DBLE SN54HC273FKR SN74HC273N-00 SN74HC273DW-00 SN74HC273N-10 SN74HC273DWR-00 SN54HC273FK-00 SN54HC273J-00 SN54HC273FK
Description HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP20, CERAMIC, FP-20 Octal D-Type Flip-Flops With Clear 20-SSOP -40 to 85 HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20, CERAMIC, LCC-20 HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP20 HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, SOP-20 HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP20 HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, SOP-20 HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20 HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP20 HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20, CERAMIC, LCC-20
package instruction DFP, SSOP, QCCN, DIP, SOP, DIP, SOP, QCCN, DIP, QCCN, LCC20,.35SQ
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown unknown unknown not_compliant
Maker Texas Instruments - - - - Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments
Parts packaging code DFP SSOP QLCC - SOIC - SOIC - - QLCC
Contacts 20 20 20 - 20 - 20 - - 20
series HC/UH HC/UH HC/UH HC/UH HC/UH - HC/UH HC/UH HC/UH HC/UH
JESD-30 code R-GDFP-F20 R-PDSO-G20 S-CQCC-N20 R-PDIP-T20 R-PDSO-G20 - R-PDSO-G20 S-CQCC-N20 R-GDIP-T20 S-CQCC-N20
length 13.09 mm 7.2 mm 8.89 mm 24.325 mm 12.8 mm - 12.8 mm 8.89 mm 24.195 mm 8.89 mm
Load capacitance (CL) 50 pF - 50 pF 50 pF 50 pF - 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP - D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP
Number of digits 8 8 8 8 8 - 8 8 8 8
Number of functions 1 1 1 1 1 - 1 1 1 1
Number of terminals 20 20 20 20 20 - 20 20 20 20
Maximum operating temperature 125 °C 85 °C 125 °C 85 °C 85 °C - 85 °C 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -40 °C -55 °C -40 °C -40 °C - -40 °C -55 °C -55 °C -55 °C
Output polarity TRUE TRUE TRUE TRUE TRUE - TRUE TRUE TRUE TRUE
Package body material CERAMIC, GLASS-SEALED PLASTIC/EPOXY CERAMIC, METAL-SEALED COFIRED PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY CERAMIC, METAL-SEALED COFIRED CERAMIC, GLASS-SEALED CERAMIC, METAL-SEALED COFIRED
encapsulated code DFP SSOP QCCN DIP SOP - SOP QCCN DIP QCCN
Package shape RECTANGULAR RECTANGULAR SQUARE RECTANGULAR RECTANGULAR - RECTANGULAR SQUARE RECTANGULAR SQUARE
Package form FLATPACK SMALL OUTLINE, SHRINK PITCH CHIP CARRIER IN-LINE SMALL OUTLINE - SMALL OUTLINE CHIP CARRIER IN-LINE CHIP CARRIER
propagation delay (tpd) 240 ns 200 ns 240 ns 40 ns 40 ns - 40 ns 48 ns 48 ns 240 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified - Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 2.54 mm 2 mm 2.03 mm 5.08 mm 2.65 mm - 2.65 mm 2.03 mm 5.08 mm 2.03 mm
Maximum supply voltage (Vsup) 6 V 6 V 6 V 6 V 6 V - 6 V 6 V 6 V 6 V
Minimum supply voltage (Vsup) 2 V 2 V 2 V 2 V 2 V - 2 V 2 V 2 V 2 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V - 5 V 5 V 5 V 5 V
surface mount YES YES YES NO YES - YES YES NO YES
technology CMOS CMOS CMOS CMOS CMOS - CMOS CMOS CMOS CMOS
Temperature level MILITARY INDUSTRIAL MILITARY INDUSTRIAL INDUSTRIAL - INDUSTRIAL MILITARY MILITARY MILITARY
Terminal form FLAT GULL WING NO LEAD THROUGH-HOLE GULL WING - GULL WING NO LEAD THROUGH-HOLE NO LEAD
Terminal pitch 1.27 mm 0.65 mm 1.27 mm 2.54 mm 1.27 mm - 1.27 mm 1.27 mm 2.54 mm 1.27 mm
Terminal location DUAL DUAL QUAD DUAL DUAL - DUAL QUAD DUAL QUAD
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE - POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
width 6.92 mm 5.3 mm 8.89 mm 7.62 mm 7.5 mm - 7.5 mm 8.89 mm 7.62 mm 8.89 mm
minfmax 21 MHz 25 MHz 21 MHz 21 MHz 21 MHz - 21 MHz 18 MHz 18 MHz 21 MHz
[2022 Digi-Key Innovation Design Competition] Material Unboxing STM32U585AI+ESP32-S3-DEVKITC-1-N8
[i=s]This post was last edited by ACE~D on 2022-7-10 11:41[/i]First of all, I would like to thank Digi-KeyEEWORLD for providing the opportunity to participate in the competition It's been almost 2 wee...
ACE~D DigiKey Technology Zone
【Chuanglong TL570x-EVM】Review 06 - QT Dome Test
【Chuanglong TL570x-EVM】Review 0 6 - QT Dome Test1. QT project compilation instructions2. QT software installation For QT software installation and environment configuration, please refer to the PDF fi...
小火苗 DSP and ARM Processors
[Qinheng RISC-V core CH582] I2C event function
The CH583 and CH582 chips provide I2C interface with the following features: l Supports master mode and slave mode, supports multiple masters and multiple slaves. l Supports two speed modes: 100KHz an...
lugl4313820 Domestic Chip Exchange
[2022 Digi-Key Innovation Design Competition] 3. Experience of using the official case of ESP32-S2-Kaluga-1
The Kaluga board has its own official case library. This article records the usage of the library. 1. Obtaining the case library The "esp-dev-kits" repository on the Espressif official site on GitHub ...
sonicfirr DigiKey Technology Zone
About borrowing money
Have you ever encountered someone who borrowed money but didn't pay it back? The amount of money borrowed was not large, only a few thousand yuan. If they don't pay it back, what are some effective wa...
UUC Talking
FFT Analysis of Vibration Information
[i=s]This post was last edited by lcdi on 2020-5-3 20:49[/i]From the perspective of signal processing, since the amplitude fluctuation is large and difficult to stabilize, this factor will be consider...
lcdi ST MEMS Sensor Creative Design Competition

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号